FAIRCHILD

SEMICONDUCTOR

74ABT16652 16-Bit Transceivers and Registers with 3-STATE Outputs

General Description

The ABT16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Separate control logic for each byte
- A and B output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- High impedance glitch free bus loading during entire power up and power down cycle

April 1993

Revised January 1999

■ Nondestructive hot insertion capability

Ordering Code:

Pin Descriptions

Order Number	Package Number	Package Description	
74ABT16652CSSC		56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide	
74ABT16652CMTD		56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	-
Devices also available in	Tape and Reel. Specify b	by appending the suffix letter "X" to the ordering code.	


Pin Names	Descriptions	OEAB, -		6 OEBA
A ₀ -A ₁₆	Data Register A Inputs/	СРАВ, —		5 CPBA
0 10		sab _i —		4 - SBA1
	3-STATE Outputs	GND -	4 5	3 — GND
B ₀ –B ₁₆	Data Register B Inputs/	A ₀ —	5 5	2 — B ₀
	3-STATE Outputs	A ₁ —		1 — B ₁
CPAB _n , CPBA _n	Clock Pulse Inputs	V _{cc} — A ₂ —		0 — V _{CC} 9 — B ₂
		A3 -		8 - B ₃
SAB _n , SBA _n	Select Inputs	A4		7 - B ₄
OEAB _n , OEBA _n	Output Enable Inputs	GND -		6 - GND
		A5	12 4	5 — B ₅
		A ₆ —	13 4	4 — B ₆
		A ₇ —	14 4	3 — B ₇
		A ₈ —		2 — B ₈
		A ₉ —		1 — B ₉
		A10 -		о — в ₁₀
		GND —		9 — GND
		A ₁₁ —		8 — B ₁₁ 7 — B ₁₂
		A ₁₂ — A ₁₃ —		6 - B ₁₃
		v _{cc} —		5 V _{CC}
		A ₁₄		4 B ₁₄
		A ₁₅ —		3 B15
		GND -		2 GND
		SAB ₂	26 3	1 - SBA2
		CPAB ₂	27 3	0 — СРВА ₂
		0EAB ₂	28 2	9 OEBA2
			1	-

Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB_n, SBA_n) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the ABT16652. Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB_n, CPBA_n) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB_n and $\overline{OEBA_n}$. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.




Function Table

		Inpu	ts			Inputs/Outp	outs (Note 1)	Operating Mode
OEAB ₁	OEBA ₁	CPAB ₁	CPBA ₁	SAB_1	SBA ₁	A ₀ thru A ₇	B ₀ thru B ₇	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\	\	Х	Х			Store A and B Data
Х	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	\	Υ	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	\	Х	Х	Not Specified	Input	Hold A, Store B
L	L	~	\	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х	input	Ouipui	Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

 $\begin{array}{l} \mathsf{H} = \mathsf{HIGH} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \\ \boldsymbol{\backsim} = \mathsf{LOW} \; \mathsf{to} \; \mathsf{HIGH} \; \mathsf{Clock} \; \mathsf{Transition} \end{array}$

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or $\overline{\text{OEBA}}$ input data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs. This also applies to s are always enabled, i.e., input functio to data I/O (A and B: 8-15) and #2 control pins.



74ABT16652

74ABT16652

Storage Temperature

V_{CC} Pin Potential to Ground Pin

Input Voltage (Note 3)

Input Current (Note 3)

in the HIGH State Current Applied to Output in LOW State (Max)

Voltage Applied to Any Output in the Disable or Power-Off State

DC Latchup Source Current

Ambient Temperature under Bias Junction Temperature under Bias

Absolute Maximum Ratings(Note 2)

Over Voltage Latchup (I/O)

 $-55^{\circ}C$ to $+150^{\circ}C$

-0.5V to +7.0V

-0.5V to +7.0V

-0.5V to +5.5V –0.5V to $V_{\mbox{\scriptsize CC}}$

–500 mA

-30 mA to +5.0 mA

-65°C to +150°C Recommended Operating -55°C to +125°C Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate (ΔV/Δt)	
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns
Note 2: Absolute maximum ratings are values to may be damaged or have its useful life impair under these conditions is not implied.	
Note 3: Fither voltage limit or current limit is suffic	ient to protect inputs

10V

twice the rated I_{OL} (mA) Note 3: Either voltage limit or current limit is sufficient to protect inputs.

£___

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage				V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{ОН}	Output HIGH	2.5			V	Min	$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
	Voltage	2.0					$I_{OH} = -32 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW Voltage		1 C	0.55	V	Min	I _{OL} = 64 mA, (A _n , B _n)
V _{ID}	Input Leakage Test	1			V	0.0	I _{ID} = 1.9 μA, (Non-I/O Pins)
							All Other Pins Grounded
IIH	Input HIGH Current			1	μA	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 4)
				1			V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test						
BVIT	Input HIGH Current			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (1/O)						
I _{IL}	Input LOW Current			-1	μA	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 4)
				-1			V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			10	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							$OEAB_n = GND \text{ and } \overline{OEBA_n} = 2.0V$
I _{IL} + I _{OZL}	Output Leakage Current			-10	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							$OEAB_n = GND \text{ and } \overline{OEBA}_n = 2.0V$
l _{os}	Output Short-Circuit Current			-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0V	V _{OUT} = 5.5V (A _n , B _n); All Others GNE
I _{ССН}	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			60	mA	Max	All Outputs LOW
I _{ccz}	Power Supply Current			1.0	mA	Max	Outputs 3-STATE;
							All Others at V_{CC} or GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							All Others at V_{CC} or GND
CCD	Dynamic I _{CC} No Load			0.23	mA/MHz	Max	Outputs Open
	(Note 4)						$OEAB_n$, \overline{OEBA}_n and $SEL = GND$
							Non-I/O = GND or V_{CC}
				1			One bit toggling, 50% duty cycle

DC Electrical Characteristics

(SSOP Pa	(SSOP Package)								
Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $C_L = 50 \text{ pF}, R_L = 500\Omega$		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.2	V	5.0	T _A = 25°C (Note 5)		
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.4	-1.0		V	5.0	T _A = 25°C (Note 5)		
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	$T_A = 25^\circ$ (Note 6)		
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.6		V	5.0	T _A = 25°C (Note 7)		
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 7)		

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics

(SSOP Package)

Symbol	Parameter	Parameter $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$		
		Min	Тур	Max	Min	Max		
t _{PLH}	Propagation Delay	1.5	3.0	4.9	1.5	4.9	ns	
t _{PHL}	Clock to Bus	1.5	3.4	4.9	1.5	4.9		
t _{PLH}	Propagation Delay	1.5	2.6	4.5	1.5	4.5	ns	
t _{PHL}	Bus to Bus	1.5	3.0	4.5	1.5	4.5		
t _{PLH}	Propagation Delay	1.5	2.9	5.0	1.5	5.0	ns	
t _{PHL}	SBA _n or SAB _n	1.5	3.2	5.0	1.5	5.0		
	to A _n to B _n							
t _{PZH}	Enable Time	1.5	2.8	5.5	1.5	5.5	ns	
t _{PZL}	OEBA _n or OEAB _n	1.5	3.0	5.5	1.5	5.5		
	to A _n or B _n							
t _{PHZ}	Disable Time	1.5	3.9	5.9	1.5	5.9	ns	
t _{PLZ}		1.5	3.3	5.9	1.5	5.9		
	to A _n or B _n							

AC Operating Requirements

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	l
f _{max}	Max Clock Frequency		200				MHz
t _S (H)	Setup Time, HIGH	2.0			2.0		ns
t _S (L)	or LOW Bus to Clock						
t _H (H)	Hold Time, HIGH	1.0			1.0		ns
t _H (L)	or LOW Bus to Clock						
t _W (H)	Pulse Width,	3.0			3.0		ns
t _W (L)	HIGH or LOW						

74ABT16652

74ABT16652

Extended AC Electrical Characteristics (SSOP Package) $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A=-40^\circ C$ to $+85^\circ C$ $T_{\Delta} = -40^{\circ}C$ to $+85^{\circ}C$ V_{CC} = 4.5V–5.5V V_{CC} = 4.5V–5.5V $\textbf{V}_{\textbf{CC}} = \textbf{4.5V} \textbf{-} \textbf{5.5V}$ $C_L = 50 \ pF$ $C_L = 250 \text{ pF}$ C_L = 250 pF Symbol Parameter Units 16 Outputs Switching 1 Output Switching 16 Outputs Switching (Note 8) (Note 9) (Note 10) Max Max Min Min Min Max Progagation Delay 1.5 5.8 2.0 7.5 2.5 10.0 t_{PLH} ns Clock to Bus 1.5 2.0 7.5 2.5 10.0 t_{PHL} 5.8 Progagation Delay 1.5 6.5 2.0 7.0 2.5 9.5 ns t_{PLH} t_{PHL} Bus to Bus 1.5 6.5 2.0 7.0 2.5 95 Progagation Delay 2.0 7.5 2.5 10.0 1.5 6.0 t_{PLH} SBA or SAB to 1.5 6.0 2.0 7.5 2.5 10.0 ns t_{PHL} A_n or B_n Output Enable Time 1.5 6.0 2.0 8.0 2.5 10.5 t_{PZH} 2.0 8.0 2.5 10.5 OEBAn or OEABn to 1.5 6.0 ns t_{PZL} A_n or B_n Output Disable Time 1.5 6.0 t_{PHZ} (Note 11) t_{PLZ} OEBA or OEAB to 15 60 (Note 11) ns 5 A_n or B_n

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Skew (Note 12)

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 50 \text{ pF}$ 16 Outputs Switching (Note 12)	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 16 Outputs Switching (Note 13)	Units
		Max	Max	
t _{OSHL}	Pin to Pin Skew	2.0	2.5	ns
(Note 14)	HL Transitions			
t _{OSLH}	Pin to Pin Skew	2.0	2.5	ns
(Note 14)	LH Transitions			
t _{PS}	Duty Cycle	2.0	2.5	
(Note 15)	LH–HL Skew			
t _{OST}	Pin to Pin Skew	2.8	3.0	ns
(Note 14)	LH/HL Transitions			
t _{PV}	Device to Device Skew	3.5	4.0	ns
(Note 16)	LH/HL Transitions			


Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 13: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.

Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.



74ABT16652

7

