

September 1991 Revised March 2005

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

General Description

The ABT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is $64\,$ mA on both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A Ports to B Ports; Receive (active LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

Features

- Bidirectional non-inverting buffers
- A and B output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch-free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time is less than enable time to avoid bus contention

Ordering Code:


Order Number	Package Number	Package Description				
74ABT245CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide				
74ABT245CSJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74ABT245CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide				
74ABT245CMTC	MTC20	0-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74ABT245CMTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
74ABT245CPC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Connection Diagram



Logic Symbol



Pin Descriptions


Pin Names	Description
ŌE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs

Truth Table

Input	s	Output
OÉ	T/R	
L	$G_{\gamma_{\alpha}}$	Bus B Data to Bus A
	Н	Bus A Data to Bus B
H	X	HIGH Z State

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Logic Diagram



Absolute Maximum Ratings(Note 2)

-65°C to +150°C

-500 mA

Storage Temperature Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-off State -0.5V to 5.5V in the HIGH State –0.5V to $V_{\mbox{\footnotesize CC}}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

DC Latchup Source Current

Over Voltage Latchup (I/O)

Recommended Operating Conditions

Free Air Ambient Temperature -40°C to +85°C Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate (ΔV/Δt)

50 mV/ns Data Input Enable Input 20 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V	4	Recognized HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V	- 12	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA } (\overline{OE}, T/\overline{R})$
V _{OH}	Output HIGH Voltage		2.5			V	Min	$I_{OH} = -3 \text{ mA } (A_n, B_n)$
			2.0			V	Min	$I_{OH} = -32 \text{ mA } (A_n, B_n)$
V _{OL}	Output LOW Voltage				0.55	V	Min	$I_{OL} = 64 \text{ mA } (A_n, B_n)$
I _{IH}	Input HIGH Current				1	μА	Max	$V_{IN} = 2.7V (\overline{OE}, T/\overline{R})$ $V_{IN} = V_{CC} (\overline{OE}, T/\overline{R})$
I _{BVI}	Input HIGH Current Breakdo	wn Test			7	μА	Max	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$
I _{BVIT}	Input HIGH Current Breakdon	wn Test (I/O)			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
I _{IL}	Input LOW Current				-1 -1	μА	Max	$V_{IN} = 0.5V (\overline{OE}, T/\overline{R})$ $V_{IN} = 0.0V (\overline{OE}, T/\overline{R})$
V _{ID}	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A (\overline{OE}, T/\overline{R})$ All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current				10	μА	0 – 5.5V	$V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$
I _{IL} + I _{OZL}	Output Leakage Current				-10	μА	0 – 5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$
los	Output Short-Circuit Current		-100		-275	mA	Max	$V_{OUT} = 0.0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Curre	nt			50	μА	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test				100	μА	0.0	V _{OUT} = 5.5V (A _n , B _n); All Others GND
I _{CCH}	Power Supply Current				50	μА	Max	All Outputs HIGH
I _{CCL}	Power Supply Current				30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current				50	μА	Max	$\overline{OE} = V_{CC}$, $T/\overline{R} = GND$ or V_{CC} ; All Other GND or V_{CC}
I _{CCT}	Additional Outp	uts Enabled			2.5	mA		V _I = V _{CC} - 2.1V
	I _{CC} /Input Outp	uts 3-STATE			2.5	mA	Max	\overline{OE} , T/\overline{R} $V_I = V_{CC} - 2.1V$
	Outp	uts 3-STATE			50	μΑ		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or GND.
I _{CCD}	Dynamic I _{CC} No Lo	oad			0.1	mA/	Max	Outputs Open
						MHz	iviax	$\overline{OE} = GND, T/\overline{R} = GND \text{ or } V_{CC}$
								One Bit Toggling, 50% Duty Cycle

DC Electrical Characteristics

(SOIC package)

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions $C_L = 50 \text{ pF, } R_L = 500 \Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 4)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-1.0		V	5.0	T _A = 25°C (Note 4)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.7	3.1		V	5.0	T _A = 25°C (Note 6)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 5)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		0.9	0.6	V	5.0	T _A = 25°C (Note 5)

Note 4: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 5: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and SSOP package)

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5V$ $C_L = 50 \text{ pF}$		$T_A = -55 \text{ °C to } + 125 \text{ °C}$ $V_{CC} = 4.5 \text{ V} - 5.5 \text{ V}$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	2.1	3.6	1.0	4.8	1.0	3.6	no
t _{PHL}	Data to Outputs	1.0	2.4	3.6	1.0	4.8	1.0	3.6	ns
t _{PZH}	Output Enable	1.5	3.2	6.0	1.0	6.7	1.5	6.0	ns
t_{PZL}	Time	1.5	3.7	6.0	2.0	7.5	1.5	6.0	115
t _{PHZ}	Output Disable	1.0	3.6	6.1	1.7	7.4	1.0	6.1	no
t_{PLZ}	Time	1.0	3.3	5.6	1.7	6.5	1.0	5.6	ns

Extended AC Electrical Characteristics

(SOIC package)

Symbol	Parameter	Vc	0°C to +85 c = 4.5V–5 C _L = 50 pl tputs Swit (Note 7)	5.5V F	V _{CC} = 4 C _L =	°C to +85°C 4.5V-5.5V 250 pF t Switching ote 8)	V _{CC} = -	°C to +85°C 4.5V-5.5V 250 pF s Switching ote 9)	Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{TOGGLE}	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.5	
t _{PHL}	Data to Outputs	1.5		5.0	1.5	6.0	2.5	8.5	ns
t _{PZH}	Output Enable Time	1.5		6.5	2.5	7.5	2.5	9.5	20
t_{PZL}		1.5		6.5	2.5	7.5	2.5	11.0	ns
t _{PHZ}	Output Disable Time	1.0		6.5	(No	te 10)	(No	ote 10)	ns
t _{PLZ}		1.0		5.6	`		`		

Note 7: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 8: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 9: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

 $\textbf{Note 10:} \ \ \text{The 3-STATE delays are dominated by the RC network (500} \Omega, 250 \ \text{pF) on the output and have been excluded from the datasheet.}$

Skew

(SOIC package)

Symbol	Parameter	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5V - 5.5V$ $C_L = 50 \text{ pF}$ 8 Outputs Switching (Note 13)	$T_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$ $V_{CC} = 4.5 \text{V} -5.5 \text{V}$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 14) Max	Units
t _{OSHL} (Note 11)	Pin to Pin Skew HL Transitions	1.3	2.3	ns
t _{OSLH} (Note 11)	Pin to Pin Skew LH Transitions	1.0	1.8	ns
t _{PS} (Note 15)	Duty Cycle LH–HL Skew	2.0	3.5	ns
t _{OST} (Note 11)	Pin to Pin Skew LH/HL Transitions	2.0	3.5	ns
t _{PV} (Note 12)	Device to Device Skew LH/HL Transitions	2.0	3.5	ns

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 12: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 13: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 14: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0V (\overline{OE}, T/\overline{R})$
C _{I/O} (Note 16)	I/O Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 16: C_{I/O} is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.


AC Loading OPEN NEGATIVE PULSE ALL OTHER t_{P71} , t_{P17} 10% 10% 500Ω 90% 90% POSITIVE PULSE 500Ω 10% *Includes jig and probe capacitance $V_{\rm M} = 1.5 V$ FIGURE 2. Test Input Signal Levels FIGURE 1. Standard AC Test Load Amplitude Rep. Rate t_W 3.0V 1 MHz 500 ns 2.5 ns FIGURE 3. Test Input Signal Requirements **AC Waveforms** Vm = 1.5V Vm = 1.5V DATA OUT FIGURE 4. Propagation Delay Waveforms FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times for Inverting and Non-Inverting Functions Vm = 1.5V CLOCK OR CONTROL INPUT Vm = 1.5V DATA ^th(L) t_{s(L)} t_{h(H)} CLOCK OR CONTROL INPUT DATA OU**T** $t_{\rm rec}$ MR, CLR PRE FIGURE 5. Propagation Delay, Pulse Width Waveforms FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms







$\textbf{Physical Dimensions} \ \ \text{inches (millimeters) unless otherwise noted (Continued)}$ -0.20 20 4.4±0.1 -B-64 32 PIN #1 IDENT. LAND PATTERN RECOMMENDATION -0.90+0.15 0.09-0.20 0.65 H2.00° R0.09min GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 8, DATE 7/93. R0.09min B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND THE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTC20REVD1 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com