

January 1998 Revised April 1999

### 74VCX162240

# Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 $\Omega$ Series Resistors in Outputs

### **General Description**

The VCX162240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74VCX162240 is designed for low voltage (1.65V to 3.6V) V<sub>CC</sub> applications with I/O capability up to 3.6V. The 74VCX162240 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCX162240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

### **Features**

- 1.65V-3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $\blacksquare$  26 $\Omega$  series resistors in outputs
- t<sub>PD</sub>
  - 3.3 ns max for 3.0V to 3.6V  $V_{CC}$
  - 3.8 ns max for 2.3V to 2.7V  $\rm V_{\rm CC}$
  - 7.6 ns max for 1.65V to 1.95V V<sub>CC</sub>
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±12 mA @ 3.0V V<sub>CC</sub>
  - ±8 mA @ 2.3V V<sub>CC</sub>
  - ±3 mA @ 1.65V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


**Note 1:** To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74VCX162240MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JECED MO-153, 6,1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code


### **Logic Symbol**



### **Pin Descriptions**

Pin Names	Description
ŌEn	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
$\overline{O}_0$ – $\overline{O}_{15}$	Outputs

### **Connection Diagram**



### **Truth Tables**

Inputs		Outputs
OE <sub>1</sub>	I <sub>0</sub> -I <sub>3</sub>	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	X	Z

Inputs		Outputs
OE <sub>2</sub>	I <sub>4</sub> –I <sub>7</sub>	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	Н	L
Н	X	Z

Inputs	Outputs
OE <sub>3</sub> I <sub>8</sub> ⊸I <sub>11</sub>	0 <sub>8</sub> -0 <sub>11</sub>
LARP	Н
La Se H	L
УН	Z


Inp	uts	Outputs
OE <sub>4</sub>	I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
	L	Н
L	Н	L
Н	Χ	Z

- H = HIGH Voltage Level
  L = LOW Voltage Level
  X = Immaterial (HIGH or LOW, inputs may not float)

### **Functional Description**

The 74VCX162240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

### **Logic Diagram**



### **Absolute Maximum Ratings**(Note 2)

Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V -0.5V to +4.6V

DC Input Voltage (V<sub>I</sub>) Output Voltage (V<sub>O</sub>)

Outputs 3-STATED -0.5V to +4.6V Outputs Active (Note 3) -0.5V to  $V_{CC}$  +0.5V DC Input Diode Current  $(I_{IK}) V_I < 0V$ -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$ -50 mA  $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

±50 mA  $(I_{OH}/I_{OL})$ DC  $V_{CC}$  or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA

Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C

### **Recommended Operating** Conditions (Note 4)

Power Supply

Operating 1.65V to 3.6V Data Retention Only 1.2V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$ 0.0V to 3.6V Output in 3-State

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V$  to 3.6V+12 mA  $V_{CC} = 2.3V$  to 2.7V±8 mA  $V_{CC} = 1.65V \text{ to } 2.3V$ ±3 mA

Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

### DC Electrical Characteristics (2.7V < $V_{CC} \le 3.6V$ )

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
$V_{IL}$	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7 – 3.6	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 – 3.6		0.2	V
02		I <sub>OL</sub> = 6 mA	2.7		0.4	V
		I <sub>OL</sub> = 8 mA	3.0		0.55	V
		I <sub>OL</sub> = 12 mA	3.0		0.80	V
I	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	2.7 – 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	2.7 – 3.6		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	2.7 - 3.6		±10	μА
I <sub>OFF</sub>	Power-OFF Leakage Current	0 ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7 – 3.6		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7 – 3.6		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 – 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

## DC Electrical Characteristics (2.3V $\leq$ V\_CC $\leq$ 2.7V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
$V_{IL}$	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.3 – 2.7	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 2.7		0.2	V
		I <sub>OL</sub> = 6 mA	2.3		0.4	V
		I <sub>OL</sub> = 8 mA	2.3		0.6	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	2.3 – 2.7		±10	
		$V_I = V_{IH}$ or $V_{IL}$	2.3 – 2.1		±10	μА
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.3 – 2.7	edit.	±20	μΑ

Note 6: Outputs disabled or 3-STATE only

# DC Electrical Characteristics (1.65V $\leq$ V<sub>CC</sub> < 2.3V)

		VIII 1"				
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
$V_{IL}$	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = -3 mA	1.65	1.25		V
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 2.3		0.2	V
		I <sub>OL</sub> = 3 mA	1.65		0.3	V
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.65 - 2.3		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	1.00 - 2.0		±10	μΛ
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
		$V_{CC} \le (V_1, V_0) \le 3.6V \text{ (Note 7)}$	1.65 - 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

### **AC Electrical Characteristics** (Note 8)

			$T_A = -40$ °C to $+85$ °C, $C_L = 30$ pF, $R_L = 500\Omega$					
Symbol	Parameter	V <sub>CC</sub> = 3.	$V_{CC}=3.3V\pm0.3V$		$\textrm{V}_{\textrm{CC}}=\textrm{2.5V}\pm\textrm{0.2V}$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay	0.8	3.3	1.0	3.8	1.5	7.6	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.8	3.8	1.0	5.1	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.8	3.6	1.0	4.0	1.5	7.2	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 9)		0.5		0.5		0.75	ns

Note 8: For C<sub>1</sub> = 50<sub>P</sub>F, add approximately 300 ps to the AC maximum specification

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (to\_SHL) or LOW-to-HIGH (to\_SLH).


### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
V	Quiet Output Dynamic Peak V <sub>OI</sub>	$C_{I} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{II} = 0V$	1.8	0.15	
$V_{OLP}$	Quiet Output Dynamic Feak V <sub>OL</sub>	CL = 30 pF, VIH = VCC, VIL = 0V	-03		
		4	2.5	0.25	V
		A 45	3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	1.8	-0.15	
		2.19	2.5	-0.25	V
		20 73	3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
		~ ~ 0.	2.5	2.05	V
			3.3	2.65	

### Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capac <mark>itance</mark>	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

### **AC Loading and Waveforms**



TEST	SWITCH		
t <sub>PLH</sub> , t <sub>PHL</sub>	Open		
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; 1.8V $\pm 0.15V$		
	$V_{CC} \times 2 \text{ at } V_{CC} = 2.5 \pm 0.2 \text{ v}$ ; 1.8 $V \pm 0.15 \text{ v}$		
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND		

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions







FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>			
	$3.3V \pm 0.3V$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V	
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2	
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2	
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V	
$V_Y$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V	



### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com