
May 1991 =AIRCHILD **Revised November 1998** SEMICONDUCTOR 74ACTQ16240 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs **General Description Features** The ACTQ16240 contains sixteen inverting buffers with 3-■ Utilizes Fairchild's FACT Quiet Series technology STATE outputs designed to be employed as a memory and Guaranteed simultaneous switching noise level and address driver, clock driver, or bus-oriented transmitter/ dynamic threshold performance receiver. The device is nibble controlled. Each nibble has Guaranteed pin-to-pin output skew separate 3-STATE control inputs which can be shorted Separate control logic for each byte together for full 16-bit operation. The ACTQ16240 utilizes Fairchild's Quiet Series™ technol-16-bit version of the ACTQ240 ogy to guarantee quiet output switching and improve Outputs source/sink 24 mA dynamic threshold performance. FACT Quiet Series™ fea-Additional specs for multiple output switching tures GTO™ output control for superior performance. Output loading specs for both 50 pF and 250 pF loads **Ordering Code:** Order Number Package Number Package Description 74ACTQ16240SSC MS48A 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 74ACTQ16240MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appen ing suffix letter "X" to the ordering code Logic Symbol **Connection Diagram** Pin Assignment 40 11 12 13 14 15 for SSOP and TSSOP I2 I3 18 وا 0E 0E₁ ŌĒ. OE₂ -0 0E₂ 0E 47 ō, - 10 01 02 03 04 05 06 07 08 09 010 011 012 013 014 015 46 0, ō - 1, 45 GND GND $\bar{\mathbf{0}}_2$ 44 • I₂ ō, 43 ۰I₃ **Pin Descriptions** 42 V_{CC} Vcc ō, 4 I4 Pin Names Description ō₅ 40 - I₅ **OE**_n Output Enable Inputs (Active Low) GND 39 GNE ō₆ 38 • 16 Inputs I₀-I₁₅ ō, 37 12 ۰I₇ $\overline{O}_0 - \overline{O}_{15}$ Outputs ō, 13 36 ہ ا 35 ō, • 14 GND 15 34 - GND ō₁₀ 16 33 · 40 ō₁₁ 17 32 -41 18 31 V_{CC} • V_{CC} 30 012 19 • I₁₂ 29 ō₁₃ 20 • 4₃ GND 21 28 - GND 27 0₁₄ 22 - 44 26 23 015 · 45 OE. 25 · OE FACT™, FACT Quiet Series™, Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation

74ACTQ16240



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source/Sink Current (I _O)	± 50 mA
DC V _{CC} or Ground Current	
per Output Pin	± 50 mA
Junction Temperature	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	
Nexe 4. Alter bute an extension and a set of the set of	a harve a dividitale alexandra

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-out exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical	Characteristic	s

Symbol	Parameter	V _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol		(V)	Тур	Gua	aranteed Limits	Units	Conditions
/ _{IH}	Minimum High	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	-	or V _{CC} – 0.1V
V _{IL}	Maximum Low	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8		or $V_{CC} - 0.1V$
V _{OH}	Minimum High	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4 🔷	5.4		
		~					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2
V _{OL}	Maximum Low	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1		
		_					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
ΟZ	Maximum 3-STATE	5.5		±0.5	±5.0	μΑ	$V_I = V_{IL}, V_{IH}$
	Leakage Current						$V_0 = V_{CC}, GND$
IN	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}, GND$
ССТ	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
CC	Max Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
OLD	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
OHD	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min
/ _{OLP}	Quiet Output	5.0	0.5	0.8		V	Figure 1Figure 2
	Maximum Dynamic V _{OL}						(Note 5)(Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-1.0		V	Figure 1Figure 2 (Note 5)(Note 6)
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	Figure 1Figure 2 (Note 4)(Note 6)
/онv	Minimum V _{CC} Droop	5.0	V _{OH} - 1.0	V _{OH} - 1.8		V	Figure 1Figure 2 (Note 4)(Note 6)
/ _{IHD}	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Note 4)(Note 7)
llD	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Note 4)(Note 7)

All outputs loaded; thre ed with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW. Note 6: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH. Note 7: Maximum number of data inputs (n) switching. (n - 1) input switching 0V to 3V. Input under test switching 3V to threshold (VILD).

74ACTQ16240

www.fairchildsemi.com

74ACTQ16240

AC Electrical Characteristics

		V _{CC}	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol Parameter		(V)	(V) C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.7	4.8	7.3	2.7	7.8	ns
t _{PHL}	Data to Output		3.0	5.1	7.3	3.0	7.8	
t _{PZH}	Output Enable Time	5.0	2.5	4.5	7.4	2.5	7.9	ns
t _{PZL}			2.7	4.7	7.5	2.7	8.0	
t _{PHZ}	Output Disable Time	5.0	2.3	5.0	7.9	2.3	8.2	ns
t _{PLZ}			2.0	4.6	7.4	2.0	7.9	

Note 8: Voltage Range 5.0 is 5.0V ± 0.5 V.

Extended AC Electrical Characteristics

			$T_{A}=-40^{\circ}C$ to $+85^{\circ}$	С			
			$V_{CC} = Com$		$T_A = -40^{\circ}C$	to +85°C	
			$C_L = 50 \ pF$		V _{CC} =	Com	
Symbol	Parameter	16 Outputs Switching			C _L = 250 pF		Units
		(Note 10)			(Note 11)		
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	4.0	X	11.2	5.6	13.8	ns
t _{PHL}	Data to Output	4.0	a XP	10.0	5.6	13.6	
t _{PZH}	Output Enable Time	3.5	100	10.1	(Note	9 12)	ns
t _{PZL}		3.4	····	10.0			
t _{PHZ}	Output Disable Time	3.6	6	8.9	(Note	9 13)	ns
t _{PLZ}		3.1		8.1			
t _{OSH} L	Pin to Pin Skew			1.2			ns
(Note 9)	HL Data to Output						
t _{OSLH}	Pin to Pin Skew			2.5			ns
(Note 9)	LH Data to Output						
t _{OST}	Pin to Pin Skew			4.3			ns
(Note 9)	LH/HL Data to Output						

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 13: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$

www.fairchildsemi.com

74ACTQ16240

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



FIGURE 1. Quiet Output Noise Voltage Waveforms Note 14: V_{OHV} and V_{OLP} are measured with respect to ground reference.

Note 15: Input pulses have the following characteristics: f = 1 MHz, $t_{\rm f}$ = 3 ns, $t_{\rm f}$ = 3 ns, skew < 150 ps.

 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope. $V_{\mbox{OLP}}/V_{\mbox{OLV}}$ and $V_{\mbox{OHP}}/V_{\mbox{OHV}}$:


- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 V_{ILD} and V_{IHD} :


- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IL} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.


Next decrease the input HIGH voltage level on the, V_{IH} , until the output begins to oscillate or steps out a mins of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD} .

 Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.



www.fairchildsemi.com





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.