INTEGRATED CIRCUITS

DATA SHEET



74LVC2952A

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

Product specification

1998 Jul 29





Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1 A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Flow-through pin-out architecture
- 3-State outputs
- Direct interface with TTL levels
- Integrated 30Ω damping resistor

DESCRIPTION

The 74LVC2952A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC2952A is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional busses. Data applied to the inputs is entered and stored on the rising edge of the clock (CPnn) provided that the clock enable $\overline{\text{CE}}_{\text{nn}}$) is LOW. The data is then present at the 3-State output buffers, but is only accessible when the output enable input $(\overline{\text{OE}}_{nn})$ is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. The 74LVC2952A is identical to the 74LVC2953A but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; T	$t_{amb} = 25^{\circ}C; t_{r} = t_{f} \le 2.5 \text{ ns}$			d	9		
SYMBOL	PARAMETER		CONDITIONS	4 18	/D	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay CP _{nn} to A _n , B _n	$C_L = 50$ $V_{CC} = 3$	pF; 3 V	30-	CIV	4.3	ns
f _{max}	Maximum clock frequency		4 36	ω_{i}		150	MHz
C _I	Input capacitance		CO			5	pF
C _{I/O}	Input/output capacitance		1			10	pF
C _{PD}	Power dissipation capacitance per buffer	$V_{CC} = 3$.3V ¹			31	pF

NOTE:

ORDERING INFORMATION

ONDERMINO IN ORMINATION				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +125°C	74LVC2952A D	74LVC2952A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +125°C	74LVC2952A DB	74LVC2952A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +125°C	74LVC2952A PW	74LVC2952APW DH	SOT355-1

PIN CONFIGURATION

24 V _{CC}
- - - - - - - - - -
23 A ₇
22 A ₆
21 A ₅
20 A ₄
19 A ₃
18 A ₂
17 A ₁
16 A ₀
15 OE _{BA}
14 CP _{BA}
13 CE _{BA} SV01716

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION		
8, 7, 6, 5, 4, 3, 2, 1,	B ₀ to B ₇	B data inputs/outputs		
12	GND	Ground (0 V)		
9, 15	OE _{AB} ,OE _{BA}	Output enable inputs (active LOW)		
10, 14	CP _{AB} , CP _{BA}	Clock inputs		
11, 13,	CE _{AB} , CE _{BA}	Clock enable inputs		
16, 17, 18, 19, 20, 21, 22, 23	A ₀ to A ₇	A data inputs/outputs		
24	V _{CC}	Positive supply voltage		

 C_{PD} is used to determine the dynamic power dissipation (P_D in μW) $P_D = C_{PD} \times V_{CC}{}^2 \times f_i + \sum (C_L \times V_{CC}{}^2 \times f_o)$ where: f_i = input frequency in MHz $_L$


f_o = output frequency in MHz; V_{CC} = supply voltage in V;

 $[\]sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$


Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A


LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC SYMBOL



Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

FUNCTION TABLE for register A_n or B_n

	INPUTS		INTERNAL	OPERATING		
A _n or B _n	CP _{nn}	CEnn	Q	MODE		
Х	Х	Н	NC	Hold data		
L	↑	L	L	Load data		
Н	↑	L	Н	Load data		

NOTES:

H = HIGH voltage level L = LOW voltage level

X = don't care

FUNCTION TABLE for output enable

INPUTS	INTERNAL	A _n or B _n OUTPUTS	OPERATING MODE		
OE nn	Q OUTPUTS		OPERATING MODE		
Н	Х	Z	Disable outputs		
L	L	L	Enable outputs		
L	Н	Н	Enable outputs		

Z = high impedance OFF-state ↑ = Low-to-High transition

NC = no change

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
STWIBOL	TAKAWETEK	CONDITIONS	MIN		
V _{CC}	DC supply voltage (for max. speed performance)	- %-	2.7	3.6	V
V CC	DC supply voltage (for low-voltage applications)	3, 35, 10	1.2	3.6	V
V _I	DC input voltage range	X 3"	0	5.5	V
V _{1/O}	DC output voltage range; output HIGH or LOW state	20 3	0	V _{CC}	V
V 1/O	DC input voltage range; output 3-State	132	0	5.5	V
T _{amb}	Operating free-air temperature range	CO	-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +6.5	V	
I _{IK}	DC input diode current	$V_I < 0$	-50	mA	
VI	DC input voltage	Note 2	-0.5 to +6.5	V	
I _{OK}	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA	
	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V _{CC} +0.5	V	
V _{I/O}	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V	
I _O	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA	
I _{GND} , I _{CC}	DC V _{CC} or GND current		± 100	mA	
T _{stg}	Storage temperature range		-65 to +150	°C	
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW	

NOTES:

1998 Jul 29

¹ Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

² The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			ı	UNIT			
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -				
			MIN	TYP ¹	MAX		
	LIICI I level Input veltege	V _{CC} = 1.2V	V _{CC}			V	
V _{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0]	
	LOW level Input voltage	V _{CC} = 1.2V			GND	V	
V _{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8]	
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12$ mA	V _{CC} - 0.5			V	
\ \ \	HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -100\mu A$	V _{CC} -0.2	V _{CC}			
V _{OH}		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -18$ mA	V _{CC} - 0.6			V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} - 0.8				
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$			0.40		
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$			0.20	V	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 24\text{mA}$			0.55		
l _l	Input leakage current	$V_{CC} = 3.6V$; $V_I = 5.5V$ or GND Not for I/O pins		± 0.1	±5	μА	
I _{IHZ} /I _{ILZ}	Input current for common I/O pins	V _{CC} = 3.6V; V _I = 5.5V or GND		± 0.1	±15	μА	
I _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5V$ or GND		0.1	±5	μА	
I _{off}	Power off leakage supply	$V_{CC} = 0.0V$; V_I or $V_O = 5.5V$			±10	μΑ	
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μΑ	
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7 \text{V to } 3.6 \text{V}; V_{I} = V_{CC} - 0.6 \text{V}; I_{O} = 0$		5	500	μА	

NOTES:

AC CHARACTERISTICS

GND = 0 V; t_{r} = t_{f} \leq 2.5 ns; C_{L} = 50 pF; R_{L} = 500Ω

						LIMI	LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V _{CC}	= 3.3V \pm	0.3V	١ ١	V _{CC} = 2.7V		V _{CC} = 1.2V	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	TYP	1
t _{PHL} /t _{PLH}	Propagation delay CP _{BA} , CP _{AB} to A _n , B _n	Figures 1, 4	1.5	4.1	7.6	1.5	4.4	8.6	16	ns
t _{PZH} /t _{PZL}	3-state output enable time \overline{OE}_{BA} , \overline{OE}_{AB} , to A_n , B_n	Figures 3, 4	1.5	3.9	7.6	1.5	4.7	8.6	16	ns
t _{PHZ} /t _{PLZ}	3-state output disable time \overline{OE}_{BA} , \overline{OE}_{AB} , to A_n , B_n	Figures 3, 4	1.5	3.4	6.6	1.5	3.8	7.6	8	ns
t _w	CP _{AB} , CP _{BA} pulse width, HIGH or LOW	Figure 1	3.0	1.5	-	3.0	1.5	-	-	ns
t _{su}	Set-up time HIGH or LOW A_n , B_n to CP_{AB} , CP_{BA}	Figure 2	2.0	-0.5	_	2.0	_	-	-	ns
t _{su}	Set-up time, HIGH or LOW $\overline{\text{CE}}_{\text{AB}}$, $\overline{\text{CE}}_{\text{BA}}$ to CP_{AB} , CP_{BA}	Figure 2	2.0	0.5	-	2.0	_	-	-	ns
t _h	Hold time A _n , B _n to CP _{AB} , CP _{BA}	Figure 2	1.5	0.6	_	1.5	_	-	-	ns
t _h	$\frac{\text{Hold time}}{\text{CE}_{\text{AB}}, \frac{\text{CE}_{\text{BA}}}{\text{CE}_{\text{BA}}} \text{ to CP}_{\text{AB}}, \text{CP}_{\text{BA}}$	Figure 2	1.5	0	_	1.5	_	_	_	ns
f _{max}	Maximum clock pulse frequency	Figure 2	100	150	_	80	_	_	_	MHz

NOTE:

These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

¹ All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

AC WAVEFORMS

 V_M = 0.6 V at V_{CC} = 1.2 V V_M = 1.0 V at V_{CC} = 2.0 V V_M = 1.5 V at V_{CC} = 3.0 V

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-State output load.




Figure 1. Clock input ($\mathsf{CP}_{\mathsf{BA}}$, $\mathsf{CP}_{\mathsf{AB}}$) to output ($\overline{\mathsf{B}}_\mathsf{n}$, $\overline{\mathsf{A}}_\mathsf{n}$) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 2. Set-up and hold times for the A_n , B_n and \overline{CE}_{nn} inputs.

The shaded areas indicate when the input is permitted to change for predictable output performance




Figure 3. 3-State enable and disable times.

TEST CIRCUIT




Figure 4. Load circuitry for switching times.

1998 Jul 29


6

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

D.IIII E 110	mazitorio (mon amiorio de activo ano maiorio de activo ano maiorio de activo ano activo activo ano activo act																	
UNIT	A max.	A ₁	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC EIAJ			PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013AD				-95-01-24 97-05-22	

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE	
SOT340-1		MO-150AG			93-09-08 95-02-04	

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	c	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT355-1		MO-153AD			93-06-16 95-02-04

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

NOTES



Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04524

Let's make things better.





