INTEGRATED CIRCUITS

Product specification **1996** Jan 05

IC15 Data Handbook

FEATURES

- 4-bit bidirectional counting binary counter
- Synchronous counting and loading
- Look ahead carry capability for easy cascading
- Preset capability for programmable operation
- \bullet Master Reset ($\overline{\text{MR}}$) overrides all other inputs
- Synchronous Reset (SR) overrides counting and parallel loading
- Clock Carry (\overline{CC}) output to be used as a clock for flip-flops, register and counters
- 3-State outputs for bus organized systems

DESCRIPTION

The 74F569 is a fully synchronous Up/Down binary counter. It features preset capabilities for programmable operation, carry look ahead for programmable operation, carry look ahead for easy cascading, and U/D input to control the direction of counting. For maximum flexibility there are both Synchronous and Master Reset inputs as well as both Clocked Carry (\overline{CC}) and Terminal Count (\overline{TC}) outputs. All state changes except Master Reset are initiated by rising edge of the clock. A High signal on the Output Enable (OE) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

PIN CONFIGURATION

ORDERING INFORMATION

LOGIC SYMBOL (IEEE/IEC)

LOGIC SYMBOL

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.

FUNCTIONAL DESCRIPTION

The 74F569 counts in the modulo-16 binary sequence. From state 0 (LLLL) it will increment to 15 in the up mode; in the down mode it will decrement from 15 to 0. The clock inputs of all flip-flops are driven parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the Low-to-High transition of the Clock Pulse (CP) input.

The circuit has five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Six control inputs–Master Reset (MR), Synchronous Reset (SR), Count Enable Trickle (CET), Parallel Enable (PE), Count Enable Parallel (CEP), and the Up/Down (U/D) input – determine the mode of operation, as shown in the Function Table.

A Low signal on \overline{MR} overrides all other inputs and asynchronously forces the flip-flop Q outputs Low. A Low signal on $\overline{\text{SR}}$ overrides counting and parallel loading and allows the Q output to go Low on the next rising edge of CP. A Low signal on PE overrides counting and allows information on the parallel data (Dn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR, and PE High, CEP and CET permit counting when both are Low. Conversely, a High signal on either CEP and CET inhibits counting.

The 74F569 uses edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally High and goes Low provided CET is Low, when the counter reaches zero in the down mode, or reaches maximum 15 in the up mode

TC will then remain Low until a state change occurs by counting or presetting, or until U/D or CET is changed.

To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure 1 shows the connections for a simple ripple carry, in which the clock period must be longer than the CP to \overline{TC} delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry look ahead connections in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from Max to Min in the up mode, or Min to Max in the down mode, to start its final cycle. Since this takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The \overline{TC} output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, register or counters.

For such applications, the Clocked Carry (\overline{CC}) output is provided. The CC output is normally High. When CEP, CET, and TC are Low, the CC output will go Low, when the clock next goes Low and will stay Low until the clock goes High again; as shown in the \overline{CC} Function Table. When the Output Enable (OE) is Low, the parallel data outputs Q0–Q3 are active and follow the flip-flop Q outputs. A High signal on \overline{OE} forces Q0–Q3 to the High impedance state but does not prevent counting, loading or resetting.

LOGIC EQUATIONS: Count Enable=CEP×CET×PE Up: TC=Q0×Q1×Q2×Q3×(Up)×CET Down: TC=Q0×Q1×Q2×Q3×(Down)×CET

STATE DIAGRAM

CC FUNCTION TABLE

 $=$ \overline{TC} is generated internally

 $H =$ High voltage level

L = Low voltage level
 $X = Don't care$
 $\boxed{} = Low Pulse$

 $=$ Don't care

= Low Pulse

FUNCTION TABLE

 $H =$ High voltage level

 $h =$ High voltage level one setup time prior to the Low-to-High clock transition

 $L = Low voltage level$

 \vert = Low voltage level one setup time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

LOGIC DIAGRAM

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

RECOMMENDED OPERATING CONDITIONS

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

AC ELECTRICAL CHARACTERISTICS

AC SETUP REQUIREMENTS

AC WAVEFORMS

For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency

Waveform 2. Propagation Delay, CP, CET, and CEP to CC and CP to TC

AC WAVEFORMS (Continued)

For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 5. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time

Waveform 7. Count Enable Data Setup and Hold Times

Waveform 9. Synchronous Reset Setup and Hold Times

Waveform 4. Propagation Delays U/D to TC and CC

Waveform 6. Parallel Data and Parallel Enable Setup and Hold Times

Waveform 8. Up/Down Control Setup and Hold Times

Waveform 10. 3-State Output Enable Time to High Level and Output Disable Time from High Level

AC WAVEFORMS (Continued)

For all waveforms, $V_M = 1.5V$ The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 11. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORM

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

NOTES

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. Copyright Philips Electronics North America Corporation 1996 All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number: 9397-750-05139