

SEMICONDUCTOR

### 74F564 Octal D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The 74F564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\overline{\text{OE}}$ ). The information presented to the D inputs is sorted in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 74F574, but has inverted outputs.

#### Features

Inputs and outputs on opposite sides of package allow easy interface with microprocessors

a S


April 1983

Revised August 1999

- Useful as input or output port for microprocessors
- Functionally identical to 74F574
- 3-STATE outputs for bus-oriented applications

#### Ordering Code:

Order Number	Package Number	Package Description	- 5		
74F564SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74F564PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	(		
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					



© 1999 Fairchild Semiconductor Corporation DS009563

# 74F564

#### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 µA/–0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
$\overline{O}_0 - \overline{O}_7$	3-STATE Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)	

#### **Functional Description**


Logic Diagram

ō<sub>0</sub>

ŌĒ

#### **Function Table**

The 74F564 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flipflops.



#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F564

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Тур	Max	Units	Vcc	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	A.P	Recognized as a HIGH Signa	
VIL	Input LOW Voltage			0.8	- V 🦟		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Voltage 10%	V <sub>CC</sub> 2.5   V <sub>CC</sub> 2.4   V <sub>CC</sub> 2.7   V <sub>CC</sub> 2.7	-	No. 7	ovi	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10% Voltage	Vcc		0.5	V	Min	I <sub>OL</sub> = 24 mA	
Ι <sub>Η</sub>	Input HIGH Current			5.0	μA	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μA	Max	V <sub>IN</sub> = 7.0V	
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	$V_{OUT} = 2.7V$	
I <sub>OZL</sub>	Output Leakage Current			-50	μΑ	Max	$V_{OUT} = 0.5V$	
l <sub>os</sub>	Output Short-Circuit Current	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V	
I <sub>ccz</sub>	Power Supply Current		55	86	mA	Max	V <sub>O</sub> = HIGH Z	


v
യ
Ñ
LL.
4
r

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100			70		MHz
t <sub>PLH</sub>	Propagation Delay	2.5	5.2	8.5	2.5	8.5	
t <sub>PHL</sub>	CP to On	2.5	5.9	8.5	2.5	8.5	ns
t <sub>PZH</sub>	Output Enable Time	3.0	5.6	9.0	2.5	10.0	
t <sub>PZL</sub>		3.0	6.2	9.0	2.5	10.0	ns
t <sub>PHZ</sub>	Output Disable Time	1.5	3.4	5.5	1.5	6.5	115
t <sub>PLZ</sub>		1.5	2.7	5.5	1.5	6.5	

## AC Operating Requirements

		T <sub>A</sub> =	= + <b>25°C</b>	T <sub>A</sub> = 0°C	to +70°C	
Symbol	Parameter		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$	
		Min	Max 🕥	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		
t <sub>S</sub> (L)	D <sub>n</sub> to CP	2.5	1.4	2.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		115
t <sub>H</sub> (L)	D <sub>n</sub> to CP	2.0	-	2.0		
t <sub>W</sub> (H)	CP Pulse Width	5.0		5.0		ns
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		115



74F564

