# 74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS217A - JULY 1987 - REVISED APRIL 1996

DB, DW, OR NT PACKAGE Eight D-Type Flip-Flops in a Single Package (TOP VIEW) 3-State Bus Driving True Outputs **Full Parallel Access for Loading** 24 0E 1Q | 2Q 🛛 23 1D Inputs Are TTL-Voltage Compatible 2 3Q 🛿 3 22 2D **Flow-Through Architecture Optimizes** 4Q 🛛 21 3D 4 **PCB** Layout GND 5 20 4D Center-Pin V<sub>CC</sub> and GND Configurations 19 VCC GND 🛛 6 Minimize High-Speed Switching Noise 18 VCC GND [ 7 **EPIC<sup>™</sup>** (Enhanced-Performance Implanted 17 🕇 5D GND [ 8 CMOS) 1-µm Process 5Q [ 9 16 6D 500-mA Typical Latch-Up Immunity at 6Q **[** 10 15 7D 125°C 7Q 🚺 11 14 8D 12 13 CLK **Package Options Include Plastic** 8Q [] Small-Outline (DW) and Shrink

#### description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

AN A

The eight flip-flops of the 74ACT11374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

An output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT11374 is characterized for operation from –40°C to 85°C.

Small-Outline (DB) Packages, and Standard

Plastic 300-mil DIPs (NT)

	FUNCTION TABLE (each flip-flop)										
	INPUTS		OUTPUT								
OE	CLK	D	Q								
L	$\uparrow$	Н	Н								
L	$\uparrow$	L	L								
L	L	Х	Q <sub>0</sub>								
L	Н	Х	Q <sub>0</sub> Q <sub>0</sub> Q <sub>0</sub>								
L	$\downarrow$	Х	Q <sub>0</sub>								
Н	Х	Х	Z								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1996, Texas Instruments Incorporated


## 74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS217A - JULY 1987 - REVISED APRIL 1996

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





# 74ACT11374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS217A – JULY 1987 – REVISED APRIL 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, $V_{O}$ (see Note 1)	
Input clamp current, $I_{IK}$ (V <sub>1</sub> < 0 or V <sub>1</sub> > V <sub>CC</sub> )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): D	B package 0.65 W
D	W package 1.7 W
Ν	T package 1.3 W
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

#### recommended operating conditions

ecom	mended operating conditions			
	2 1× 0	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IОН	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
Тд	Operating free-air temperature	-40	85	°C



## 74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS217A – JULY 1987 – REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T <sub>A</sub> = 25°C			MIN	МАХ	UNIT	
FARAMETER	TEST CONDITIONS		VCC	MIN	TYP	MAX	WIIN	MAX	UNIT
	I <sub>OH</sub> = -50 μA		4.5 V	4.4			4.4		
			5.5 V	5.4			5.4		
VOH	I <sub>OH</sub> = -24 mA		4.5 V	3.94			3.8		V
	OH = -24 IIIA		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$		5.5 V				3.85		
	1		4.5 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1	V	
VOL	le: - 24 mA	4.5 V			0.36		0.44		
	I <sub>OL</sub> = 24 mA		5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$		5.5 V					1.65	
IOZ	$V_{O} = V_{CC} \text{ or } GND$		5.5 V			±0.5		±5	μA
lj	$V_I = V_{CC} \text{ or } GND$		5.5 V		4	±0.1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		T	8		80	μA
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V,	Other inputs at GND or $V_{CC}$	5.5 V	34	-1	0.9		1	mA
Ci	$V_I = V_{CC} \text{ or } GND$	80	5 V		4				pF
Co	$V_{O} = V_{CC} \text{ or } GND$	- Q	5 V	1 P. P.	10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended ranges of supply voltages and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		MAX	UNIT
		MIN	MAX	MIN MAX		UNIT
fclock	Clock frequency	0	55	0	55	MHz
tw	Pulse duration, CLK low or CLK high	9		9		ns
t <sub>su</sub>	t <sub>SU</sub> Setup time, data before CLK↑			3		ns
t <sub>h</sub>	th Hold time, data after CLK <sup>↑</sup>			5.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	мах	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		WAA	UNIT
fmax			55	70		55		MHz
<sup>t</sup> PLH	CLK	Any Q	1.5	8.5	10.7	1.5	12.4	20
<sup>t</sup> PHL	ULK		1.5	8.5	11.3	1.5	13	ns
<sup>t</sup> PZH		Any Q	1.5	7.5	11	1.5	12.3	200
<sup>t</sup> PZL	OE		1.5	7.5	11	1.5	12.3	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	1.5	11	12.7	1.5	13.2	200
<sup>t</sup> PLZ	UE		1.5	8	10	1.5	10.8	ns



# 74ACT11374 **OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS217A – JULY 1987 – REVISED APRIL 1996

## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CO	TYP	UNIT		
C . Dower dissinct	Dower dissinction conscitutes per flip flop	Outputs enabled	C: 50 = 5	f = 1 MHz	107	~ [
C <sub>pd</sub> Power dissipation capacitance per flip-flop		Outputs disabled	C <sub>L</sub> = 50 pF,		96	рF



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tt's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated