# INTEGRATED CIRCUITS

# DATA SHEET



# 74LVT162373

3.3 V LVT 16-bit transparent D-type latch with 30  $\Omega$  termination resistors (3-State)

Product specification

1999 Sep 23

IC23 Data Handbook





# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

# 74LVT162373

#### **FEATURES**

- 16-bit transparent latch
- 3-State buffers
- Output capability: +12 mA / -12 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- ullet Outputs include series resistance of 30  $\Omega$  making external resistors unnecessary
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5 V bus
- Latch-up protection exceeds 500 mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

### DESCRIPTION

The 74LVT162373 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3 V.

This device is a 16-bit transparent D-type latch with non-inverting 3-State bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) input is High, the Q outputs follow the data (D) inputs. When Latch Enable is taken Low, the Q outputs are latched at the levels of the D inputs one setup time prior to the High-to-Low transition.

The 74LVT162373 is designed with 30  $\Omega$  series resistance in both the High and Low states of the output. This design reduces the noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.



### **QUICK REFERENCE DATA**

| SYMBOL                               | PARAMETER                       | CONDITIONS<br>T <sub>amb</sub> = 25 °C             | TYPICAL | UNIT |
|--------------------------------------|---------------------------------|--|---------|------|
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>nDx to nQx | C <sub>L</sub> = 50 pF;<br>V <sub>CC</sub> = 3.3 V | 3.0     | ns   |
| C <sub>IN</sub>                      | Input capacitance               | V <sub>I</sub> = 0 V or 3.0 V                      | 3       | pF   |
| C <sub>OUT</sub>                     | Output capacitance              | Outputs disabled; V <sub>O</sub> = 0 V or 3.0 V    | 9       | pF   |
| I <sub>CCZ</sub>                     | Total supply current            | Outputs disabled; V <sub>CC</sub> = 3.6 V          | 70      | μΑ   |


# **ORDERING INFORMATION**

| PACKAGES                     | TEMPERATURE RANGE | ORDERING CODE   | DWG NUMBER |  |
|------------------------------|-------------------|-----------------|------------|--|
| 48-Pin Plastic SSOP Type III | –40 °C to +85 °C  | 74LVT162373 DL  | SOT370-1   |  |
| 48-Pin Plastic TSSOP Type II | −40 °C to +85 °C  | 74LVT162373 DGG | SOT362-1   |  |

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

# 74LVT162373


### **PIN CONFIGURATION**




# PIN DESCRIPTION

| PIN NUMBER   | SYMBOL                            | FUNCTION                          |  |  |
|--|-----------------------------------|-----------------------------------|--|--|
| 47, 46, 44, 43, 41,<br>40, 38, 37, 36, 35,<br>33, 32, 30, 29, 27, 26 | 1D0 – 1D7<br>2D0 – 2D7            | Data inputs                       |  |  |
| 2, 3, 5, 6, 8, 9, 11,<br>12, 13, 14, 16, 17,<br>19, 20, 22, 23       | 1Q0 – 1Q7<br>2Q0 – 2Q7            | Data outputs                      |  |  |
| 1, 24  | 1 <del>0E</del> , 2 <del>0E</del> | Output Enable inputs (active-Low) |  |  |
| 48, 25   | 1LE, 2LE                          | Latch Enable inputs (active-High) |  |  |
| 4, 10, 15, 21,<br>28, 34, 39, 45                                     | GND                               | Ground (0V)                       |  |  |
| 7, 18, 31, 42  | V <sub>CC</sub>                   | Positive supply voltage           |  |  |

# **LOGIC SYMBOL**




# LOGIC SYMBOL (IEEE/IEC)



# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

# 74LVT162373

# **LOGIC DIAGRAM**



# **FUNCTION TABLE**

|        | INPUTS |          | INTERNAL  | OUTPUTS           | OPERATING MODE           |
|--------|--------|----------|-----------|-------------------|--------------------------|
| nOE    | nLE    | nDx      | REGISTER  | n <b>Q0</b> – nQ7 | OPERATING MODE           |
| L<br>L | H<br>H | L<br>H   | H         | ЬH                | Enable and read register |
| L<br>L | ↓<br>↓ | h        | L H       | L<br>H            | Latch and read register  |
| L      | L      | X        | NC        | NC                | Hold                     |
| H<br>H | L<br>H | X<br>nDx | NC<br>nDx | Z<br>Z            | Disable outputs          |

High voltage level


High voltage level one set-up time prior to the High-to-Low E transition
 Low voltage level

= Low voltage level one set-up time prior to the High-to-Low E transition

NC= No change Don't care

High impedance "off" state High-to-Low LE transition

# **SCHEMATIC OF EACH OUTPUT**



# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

# **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

| SYMBOL           | PARAMETER                      | CONDITIONS                               | RATING       | UNIT |  |
|------------------|--------------------------------|--|--------------|------|--|
| V <sub>CC</sub>  | DC supply voltage              |  | -0.5 to +4.6 | V    |  |
| I <sub>IK</sub>  | DC input diode current         | C input diode current V <sub>I</sub> < 0 |              | mA   |  |
| V <sub>I</sub>   | DC input voltage <sup>3</sup>  |  | -0.5 to +7.0 | V    |  |
| I <sub>OK</sub>  | DC output diode current        | V <sub>O</sub> < 0                       | -50          | mA   |  |
| V <sub>OUT</sub> | DC output voltage <sup>3</sup> | Output in Off or High state              | -0.5 to +7.0 | V    |  |
|                  | DC quitaut quiront             | Output in Low state                      | 128          | mA   |  |
| Гоит             | DC output current              | Output in High state                     | -64          | IIIA |  |
| T <sub>stg</sub> | Storage temperature range      |  | -65 to +150  | °C   |  |

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
   The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# **RECOMMENDED OPERATING CONDITIONS**

| SYMBOL           | PARAMETER   | LIM | UNIT |      |
|------------------|---|-----|------|------|
| STIMBUL          | PARAMETER   | MIN | MAX  | UNII |
| V <sub>CC</sub>  | DC supply voltage                                   | 2.7 | 3.6  | V    |
| V <sub>I</sub>   | Input voltage                                       | 0   | 5.5  | V    |
| V <sub>IH</sub>  | High-level input voltage                            | 2.0 |      | V    |
| V <sub>IL</sub>  | Input voltage                                       |     | 0.8  | V    |
| I <sub>OH</sub>  | High-level output current                           |     | -12  | mA   |
| I <sub>OL</sub>  | Low-level output current                            |     | 12   | mA   |
| Δt/Δν            | Input transition rise or fall rate; Outputs enabled |     | 10   | ns/V |
| T <sub>amb</sub> | Operating free-air temperature range                | -40 | +85  | °C   |

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

# 74LVT162373

### DC ELECTRICAL CHARACTERISTICS

| SYMBOL             | PARAMETER TEST CONDITIONS                                    |  |                                      | Temp = | –40°C to         | +85°C      | UNIT |
|--------------------|--|--|--------------------------------------|--------|------------------|------------|------|
|                    |  |  |                                      | MIN    | TYP <sup>1</sup> | MAX        |      |
| V <sub>IK</sub>    | Input clamp voltage  |  |                                      | -0.85  | -1.2             | ٧          |      |
| V <sub>OH</sub>    | High-level output voltage                                    | $V_{CC} = 3.0V; I_{OH} = -12mA$  |                                      | 2.0    |                  |            |      |
| V <sub>OL</sub>    | Low-level output voltage                                     | V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA                                       |                                      |        |                  | 0.8        | ٧    |
| V <sub>RST</sub>   | Power-up output Low voltage <sup>5</sup>                     | $V_{CC} = 3.6V$ ; $I_O = 1mA$ ; $V_I = GND$ or $V_{CC}$                              | 0                                    |        | 0.1              | 0.55       | V    |
|                    |  | $V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND  | Control pins                         |        | 0.1              | ±1         |      |
|                    | land balana suman  | V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V                                   |                                      |        | 0.4              | 10         | ١,   |
| l <sub>l</sub>     | Input leakage current  | $V_{CC} = 3.6V; V_I = V_{CC}$  | Data sisa 4                          |        | 0.1              | 1          | μΑ   |
|                    |  | V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0   | Data pins <sup>4</sup>               |        | -0.4             | -5         |      |
| I <sub>OFF</sub>   | Output off current   | $V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V   | 3 8                                  |        | 0.1              | ±100       | μА   |
|                    |  | V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V  | 40                                   | 75     | 135              |            |      |
| $I_{HOLD}$         | Bus Hold current D inputs <sup>7</sup>                       | V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V  | -75                                  | -135   |                  | μΑ         |      |
|                    |  | $V_{CC} = 0V \text{ to } 3.6V, V_{CC} = 3.6V$  | W.                                   | ±500   |                  |            |      |
| $I_{EX}$           | Current into an output in the High state when $V_O > V_{CC}$ | $V_{O} = 5.5V; V_{CC} = 3.0V$  |                                      |        | 50               | 125        | μΑ   |
| I <sub>PU/PD</sub> | Power up/down 3-State output current <sup>3</sup>            | $V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GN$<br>OE/OE = Don't care      | D or V <sub>CC</sub> ;               |        | 1                | ±100       | μΑ   |
| I <sub>OZH</sub>   | 3-State output High current                                  | $V_{CC} = 3.6V; V_{O} = 3.0V; V_{I} = V_{IH} \text{ or } V_{IL}$                     |                                      |        | 0.5              | 5          |      |
| I <sub>OZL</sub>   | 3-State output Low current                                   | $V_{GC} = 3.6V$ ; $V_{O} = 0.5V$ ; $V_{I} = V_{IH}$ or $V_{IL}$                      |                                      |        | 0.5              | <b>-</b> 5 | μΑ   |
| Іссн               |  | $V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or                                       | V <sub>CC</sub> , I <sub>O</sub> = 0 |        | 0.07             | 0.12       |      |
| I <sub>CCL</sub>   | Quiescent supply current                                     | $V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or  |                                      | 4.0    | 6                | mA         |      |
| I <sub>CCZ</sub>   |  | $V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GNE$                                      | O or $V_{CC}$ , $I_{O} = 0^6$        |        | 0.07             | 0.12       |      |
| $\Delta I_{CC}$    | Additional supply current per input pin <sup>2</sup>         | $V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ -0.6<br>Other inputs at $V_{CC}$ or GND | V,                                   |        | 0.1              | 0.2        | mA   |

### NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100μsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- 4. Unused pins at V<sub>CC</sub> or GND.
- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 6. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
  7. This is the bus hold overdrive current required to force the input to the opposite logic state.

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

### **AC CHARACTERISTICS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

| SYMBOL                               | PARAMETER                                   | WAVEFORM | V <sub>C</sub> | $_{\rm C} = 3.3 \rm V \pm 0.0$ | V <sub>CC</sub> = 2.7V | UNIT       |    |
|--------------------------------------|---|----------|----------------|--------------------------------|------------------------|------------|----|
|                                      |   |          | MIN            | TYP <sup>1</sup>               | MAX                    | MAX        |    |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>nDx to nQx             | 2        | 0.5<br>0.5     | 2.5<br>2.5                     | 4.6<br>4.0             | 5.1<br>4.3 | ns |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>nLE to nQx             | 1        | 0.5<br>0.5     | 3.0<br>3.0                     | 5.1<br>4.6             | 5.8<br>4.3 | ns |
| t <sub>PZH</sub><br>t <sub>PZL</sub> | Output enable time to High and Low level    | 4<br>5   | 0.1<br>0.1     | 3.5<br>3.2                     | 5.4<br>4.9             | 6.6<br>5.5 | ns |
| t <sub>PHZ</sub><br>t <sub>PLZ</sub> | Output disable time from High and Low Level | 4<br>5   | 0.1<br>0.1     | 3.5<br>3.2                     | 5.4<br>5.1             | 5.7<br>5.0 | ns |

#### NOTE


# **AC SETUP REQUIREMENTS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.


| ١ | SYMBOL                                   | PARAMETER                | W | AVEFORM | $V_{CC} = 3$ | <b>3</b> V ± <b>0</b> .3∨ | $V_{CC} = 2.7V$ | UNIT |
|---|--|--------------------------|---|---------|--------------|---------------------------|-----------------|------|
|   |  |                          |   | 26      | MIN          | TYP                       | MIN             |      |
|   | t <sub>S</sub> (H)<br>t <sub>S</sub> (L) | Setup time<br>nDx to nLE |   | 3       | 1.5<br>2.0   | 0.1<br>0.2                | 1.0<br>2.0      | ns   |
|   | t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time<br>nDx to nLE  |   | 3       | 1.0<br>1.5   | 0<br>0                    | 1.0<br>2.0      | ns   |
|   | t <sub>W</sub> (H)                       | nLE pulse width<br>High  |   | 1       | 1.5          | 0.5                       | 1.5             | ns   |

### **AC WAVEFORMS**


For all waveforms,  $V_M = 1.5V$ .




Waveform 1. Propagation Delay, Latch Enable to Output, and Latch Enable Pulse Width



Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times




Waveform 4. 3-State Output Enable time to High Level and Output Disable Time from High Level

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.


# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

# **TEST CIRCUIT AND WAVEFORMS**



C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

| EAMILY  | INPUT PULSE REQUIREMENTS |           |                |         |                |  |  |  |  |  |
|---------|--------------------------|-----------|----------------|---------|----------------|--|--|--|--|--|
| FAMILY  | Amplitude                | Rep. Rate | t <sub>W</sub> | $t_{R}$ | t <sub>F</sub> |  |  |  |  |  |
| 74LVT16 | 2.7V                     | ≤10MHz    | 500ns          | ≤2.5ns  | ≤2.5ns         |  |  |  |  |  |


SW00003

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

# SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | <b>A</b> <sub>3</sub> | рb         | C            | D <sup>(1)</sup> | E <sup>(1)</sup> | е     | HE           | ٦   | Lp         | Ø          | ٧    | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|-----------------------|------------|--------------|------------------|------------------|-------|--------------|-----|------------|------------|------|------|-----|------------------|----------|
| mm   | 2.8       | 0.4<br>0.2     | 2.35<br>2.20   | 0.25                  | 0.3<br>0.2 | 0.22<br>0.13 | 16.00<br>15.75   | 7.6<br>7.4       | 0.635 | 10.4<br>10.1 | 1.4 | 1.0<br>0.6 | 1.2<br>1.0 | 0.25 | 0.18 | 0.1 | 0.85<br>0.40     | 8°<br>0° |

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


|  | OUTLINE  |     | REFER    | EUROPEAN | ISSUE DATE |            |                                   |
|--|----------|-----|----------|----------|------------|------------|-----------------------------------|
|  | VERSION  | IEC | JEDEC    | EIAJ     |            | PROJECTION | ISSUE DATE                        |
|  | SOT370-1 |     | MO-118AA |          |            |            | <del>-93-11-02-</del><br>95-02-04 |

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

# TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



# DIMENSIONS (mm are the original dimensions).

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | А3   | bp           | С          | D <sup>(1)</sup> | E <sup>(2)</sup> | е   | HE         | L | Lp         | Q            | v    | w    | у   | z          | θ        |
|------|-----------|----------------|----------------|------|--------------|------------|------------------|------------------|-----|------------|---|------------|--------------|------|------|-----|------------|----------|
| mm   | 1.2       | 0.15<br>0.05   | 1.05<br>0.85   | 0.25 | 0.28<br>0.17 | 0.2<br>0.1 | 12.6<br>12.4     | 6.2<br>6.0       | 0.5 | 8.3<br>7.9 | 1 | 0.8<br>0.4 | 0.50<br>0.35 | 0.25 | 0.08 | 0.1 | 0.8<br>0.4 | 8°<br>0° |

# Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |     | REFER    | EUROPEAN | ISSUE DATE |            |                                  |
|----------|-----|----------|----------|------------|------------|----------------------------------|
| VERSION  | IEC | JEDEC    | EIAJ     |            | PROJECTION | ISSUE DATE                       |
| SOT362-1 |     | MO-153ED |          |            |            | <del>-93-02-03</del><br>95-02-10 |

3.3 V LVT 16-bit transparent D-type latch with 30  $\Omega$  termination resistors (3-State)

74LVT162373

# **NOTES**



# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

### Data sheet status

| Data sheet status         | Product status | Definition [1]  |
|---------------------------|----------------|---|
| Objective specification   | Development    | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.   |
| Preliminary specification | Qualification  | This data sheet contains preliminary data, and supplementary data will be published at a later date.  Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product specification     | Production     | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.  |

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 09-99

Document order number: 9397 750 06507

Let's make things better.

Philips Semiconductors



