www.ti.com

SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES047E-AUGUST 1995-REVISED MARCH 2005

FEATURES

•	Member of the Texas Instruments Widebu	s™
	Family	

- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 8.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCR162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

DGG OR DL PACKAGE (TOP VIEW) 1DIR [48 1OE 47 1 1A1 1B1 **1**2 1B2 **∏**3 46 **∏** 1A2 GND [45 **[]** GND 1B3**∏**5 44 **∏** 1A3 1B4 **∏** 43 **∏** 1A4 42 V_{CC} V_{CC} [] 1B5 **8** 41 🛮 1A5 1B6 **∏** 9 40 **∏** 1A6 GND 110 39 | GND 1B7 **[**] 11 38 🛮 1A7 37 **1** 1A8 1B8 **∏** 12 2B1 **Π** 13 36 **∏** 2A1 2B2 **1**14 35 **1** 2A2 GND 15 34 **∏** GND 2B3 🛚 16 33 **[**] 2A3 32 🛮 2A4 2B4 17 V_{CC} 18 31 V_{CC} 2B5 [] 19 30 **[**] 2A5 2B6 [] 20 29 1 2A6 GND II 21 28 T GND 2B7 **∏**22 27 **∏** 2A7 2B8 **1**23 26 D 2A8 2DIR ∏ 24 25 **∏** 2OE

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses effectively are isolated.

All outputs, which are designed to sink up to 12 mA, include $26-\Omega$ resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\sf OE}$ or DIR.

ORDERING INFORMATION

T _A	PACKAG	ORDERABLE PART NUMI		TOP-SIDE MARKING	
–40°C to 85°C	SSOP – DL	Tube	SN74LVCR162245DL	LVCR162245	
	330F - DL	Tape and reel	SN74LVCR162245DLR	LVCR 102245	
	TSSOP - DGG	Tape and reel	SN74LVCR162245DGGR	LVCR162245	
	VFBGA – GQL	Tana and saal	SN74LVCR162245KR	L EDO45	
	VFBGA – ZQL (Pb-free)	Tape and reel	74LVCR162245ZQLR	LEP245	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL OR ZQL PACKAGE (TOP VIEW)



		н .	0000		a.				
1 00000									
	K 00000								
	32 33								
TERMINAL ASSIGNMENTS (1)									
	1	2	3	4	5	6			
Α	1DIR	NC	NC	NC	NC	1 OE			
В	1B2	1B1	GND	GND	1A1	1A2			
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4			
D	1B6	1B5	GND	GND	1A5	1A6			
E	1B8	1B7			1A7	1A8			
F	2B1	2B2			2A2	2A1			
G	2B3	2B4	GND	GND	2A4	2A3			
Н	2B5	2B6	V_{CC}	V _{CC}	2A6	2A5			
J	2B7	2B8	GND	GND	2A8	2A7			
K	2DIR	NC	NC	NC	NC	2 OE			


(1) NC - No internal connection

FUNCTION TABLE (EACH 8-BIT SECTION)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DL packages.

13 ____ 2B1

SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS





Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
V	lanut valtaga ranga	Except I/O ports ⁽²⁾	-0.5	V _{CC} + 4.6	V
VI	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
Vo	Output voltage range(2)(3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or G	ND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage V _{CC} = 2.7 V to 3.6 V	2		V
V_{IL}	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	′	8.0	V
V_{I}	Input voltage	0	V_{CC}	V
Vo	Output voltage	0	V_{CC}	V
	High-level output current		-8	mA
I _{OH}	V _{CC} = 3 V		-12	ША
	Low-level output current		8	mA
I _{OL}	V _{CC} = 3 V		12	ША
Δt/ΔV	Input transition rise or fall rate		10	ns/V
T _A	Operating free-air temperature	-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES047E-AUGUST 1995-REVISED MARCH 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	V _{CC} ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT	
	I _{OH} = -100 μA		MIN to MAX	V _{CC} - 0.2				
	$I_{OH} = -4 \text{ mA},$	V _{IH} = 2 V	2.7 V	2.2				
V _{OH}	$I_{OH} = -8 \text{ mA},$	$V_{IH} = 2 V$	2.7 V	2			V	
	$I_{OH} = -6 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.4				
	$I_{OH} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2				
	$I_{OL} = 100 \mu A$		MIN to MAX			0.2		
	$I_{OL} = 4 \text{ mA},$	$V_{IL} = 0.8 \ V$	2.7 V			0.4		
V _{OL}	$I_{OL} = 8 \text{ mA},$	$V_{IL} = 0.8 \text{ V}$	2.7 V			0.6	V	
	$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.8 V	3 V			0.55		
	I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			8.0		
I _I	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
	V _I = 0.8 V		3 V	75			^	
I _{I(hold)}	V _I = 2 V		3 V	-75			μΑ	
	V _I = 0 to 3.6 V		3.6 V			±500	μΑ	
I _{OZ} ⁽³⁾	$V_{O} = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$		3.6 V			±10	μΑ	
	$V_I = V_{CC}$ or GND		Oc 3" _ T			20	^	
Icc	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)}$	I _O = 0	3.0 V			20	μΑ	
Δl _{CC}	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
C _i Control inputs	$V_I = V_{CC}$ or GND	C	3.3 V		2.5		pF	
C _{io} A or B ports	$V_O = V_{CC}$ or GND		3.3 V		3.5		pF	

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
	(INFOI)	(OUTPOT)	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7.5	1.5	8.5	ns
t _{en}	ŌE	A or B	1.5	9	1.5	10	ns
t _{dis}	ŌĒ	A or B	1.5	7.5	1.5	8.5	ns

Operating Characteristics

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	TYP	UNIT	
_	Down discinction conscitones nor transcripts	Outputs enabled	C 50 % F 10 MU	20	~F
C_{pd}	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF, f} = 10 \text{ MHz}$	2	pF

 ⁽¹⁾ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.
 (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 (3) For the total leakage current in an I/O port, please consult the I_{I(hold)} specification for the input voltage condition 0 V < V_I < V_{CC}, and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltage greater than V_{CC}, is a positivities.

⁽⁴⁾ This applies in the disabled state only.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_r \leq 2.5 \,$ ns. $t_f \leq 2.5 \,$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

24-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVCR162245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCR162245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCR162245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCR162245DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCR162245ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVCR162245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCR162245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCR162245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCR162245KR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated