

November 2001 Revised November 2001

74ALVC162838

Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Ω Series Resistors in the Outputs

General Description

The ALVC162838 contains sixteen non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 16-bit word wide mode. All outputs can be placed into 3-State through the use of the $\overline{\text{OE}}$ pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules.

The 74ALVC162838 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V. The ALVC162838 is also designed with 26 Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162838 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC100 and PC133 DIMM module specifications
- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- 26 Ω series resistors in the outputs
- t_{PD} (CLK to O_n)

4.4 ns max for 3.0V to 3.6V V_{CC} 5.9 ns max for 2.3V to 2.7V V_{CC}

9.8 ns max for 1.65V to 1.95V V_{CC}

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, $O\overline{E}$ should be tied to V_{CC} through a pull-up resistor. The minimum value of the resistor is determined by the current -sourcing capability of the driver

Ordering Code:

Ordering Code	Package Number	Package Descriptions
74ALVC162838T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names		Description
ŌĒ		Output Enable Input (Active LOW)
	I ₀ –I ₁₅	Inputs
	O ₀ -O ₁₅	Outputs
	CLK	Clock Input
	REGE	Register Enable Input

Connection Diagram

1		١ /		1
ŌĒ —	1	\cup	48	-CLK
o _o —	2		47	_ ₁₀
O ₁ —	3		46	— I₁
GND —	4		45	— GND
02 —	5		44	— I ₂
o ₃ —	6		43	— I ₃
v _{cc} —	7		42	— v _{cc}
o ₄ —	8		41	– ا₄
o ₅ —	9		40	— I ₅
GND —	10		39	— GND
o ₆ —	11		38	— I ₆
o ₇ —	12		37	— I ₇
o ₈ —	13		36	ا ₈
o ₉ —	14		35	— I ₉
GND —	15		34	— GND
010	16		33	— I ₁₀
011	17		32	— I _{1 1}
v _{cc} —	18		31	— v _{cc}
012	19		30	— I ₁₂
013 —	20		29	— I ₁₃
GND —	21		28	— GND
014	22		27	— I ₁₄
o ₁₅ —	23		26	- I ₁₅
NC —	24		25	— REGE
l				

Truth Table

	Inputs								
CLK	REGE	In	ŌE	On					
1	Н	Н	L	Н					
1	Н	L	L	L					
Х	L	Н	L	Н					
X	L	L	L	L					
X	Х	X	Н	Z					


- H = Logic HIGH L = Logic LOW X = Don't Care, but not floating
- Z = High Impedance

 ↑ = LOW-to-HIGH Clock Transition

Functional Description

The 74ALVC162838 consists of sixteen selectable non-The 74ALVC162838 consists of sixteen selectable non-inverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 16-bit register. Data is transferred from I_n to O_n on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the I to the O outputs. All outputs can be 3-stated by holding the $\overline{\text{OE}}$ pin at a logic HIGH.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to 4.6V Output Voltage (V_O) (Note 3) -0.5V to V_{CC} +0.5V

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ -50 mA

DC Output Source/Sink Current

±50 mA (I_{OH}/I_{OL})

DC V_{CC} or GND Current per

Supply Pin (I_{CC} or GND) ±100 mA Storage Temperature Range (T_{STG})

-65°C to +150°C

Recommended Operating Conditions (Note 4)

Power Supply

1.65V to 3.6V Operating Input Voltage $\,$ 0V to $\,$ V_{CC} 0V to $V_{\mbox{\footnotesize CC}}$ Output Voltage (V_O)

-40°C to +85°C Free Air Operating Temperature (T_A)

Minimum Input Edge Rate (Δt/ΔV)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$ to 2.0 V, $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage	3 3	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V _{CC} 1.7 2.0		٧
V _{IL}	LOW Level Input Voltage	o. C	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V _{CC} 0.7 0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -2 mA$ $I_{OH} = -4 mA$	1.65 - 3.6 1.65 2.3	V _{CC} - 0.2		
	13-	I _{OH} = -6 mA	2.3 3.0	1.7 2.4		٧
		$I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	$\begin{split} I_{OL} &= 100 \ \mu\text{A} \\ I_{OL} &= 2 \ \text{mA} \end{split}$	1.65 - 3.6 1.65		0.2 0.45	
		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$	2.3 2.3 3.0		0.4 0.55 0.55	٧
		I _{OL} = 8 mA I _{OL} = 12 mA	2.7		0.6	
I _I	Input Leakage Current	0 ≤ V _I ≤ 3.6V	1.65 - 3.6		±5.0	μА
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$, $V_I = V_{IH}$ or V_{IL}	1.65 - 3.6		±10	μА
l _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μА

AC Electrical Characteristics

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
Cumbal	Parameter		C _L = 50 pF			C _L = 30 pF			Units	
Symbol		V _{CC} = 3.3	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$\textrm{V}_{\textrm{CC}}=\textrm{2.5}\pm\textrm{0.2V}$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		100		MHz
t _{PHL} , t _{PLH}	Propagation Delay	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	
	Bus-to-Bus (REGE = 0)	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns
t _{PHL} , t _{PLH}	Propagation Delay	4.0		1.5	5.9	1.0	5.4	1.5	9.8	no
	Clock to Bus (REGE = 1)	1.3	4.4							ns
t _{PHL} , t _{PLH}	Propagation Delay	1.0		4.5	F 0	.9 1.0	A	1.5	0.0	
	REGE to Bus	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.5	1.5	6.2	1.0	5.7	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.6	1.5	5.1	1.0	4.6	1.5	8.3	ns
t _S	Setup Time	1.0		1.0		1.0	£	2.5		ns
t _H	Hold Time	0.7		0.7		0.7	112	1.0		ns
t _W	Pulse Width	1.5		1.5	-86c	1.5	-40	4.0		ns

Capacitance

Symbol	Parameter		Conditions	T _A =	Units	
Syllibol	Farameter			v _{cc}	Typical	Units
C _{IN}	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance Output	ts Enabled	f = 10 MHz, C _L = 0 pF	3.3	20	pF
				2.5	20	рі

 V_{CC}

GND

 V_{OH}

AC Loading and Waveforms




TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{L}
t_{PZH}, t_{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz; $t_f=t_f=$ 2ns; $Z_0=50\Omega)$

Symbol	V _{CC}							
Symbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V				
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V				
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} - 0.15V	V _{OH} – 0.15V				
V _L	6V	6V	V _{CC} *2	V _{CC} *2				




FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and $$t_{\rm rec}$$ Waveforms




FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Resistors in the Outputs

Physical Dimensions inches (millimeters) unless otherwise noted -A-0.40 TYF ${\overset{\scriptscriptstyle{30}}{\mathsf{H}}}\,{\overset{\scriptscriptstyle{25}}{\mathsf{H}}}\,{\overset{\scriptscriptstyle{25}}{\mathsf{H}}}\,{\overset{\scriptscriptstyle{25}}{\mathsf{H}}}$ 4.60 9.20 8.10 -B-4.05 0.2 C B A ALL LEAD TIPS PIN #1 IDENT LAND PATTERN RECOMMENDATION 0.1 C 1.2 MAX ALL LEAD TIPS -C-0.09-0.20 Ф 0.13 M A BS CS 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982 MTD48RevB1 DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com