

January 2000 Revised June 2005

74VCX162373

Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in Outputs

General Description

The VCX162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The VCX162373 is also designed with 26Ω resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74VCX162373 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74VCX162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- 26 Ω series resistors in outputs
- \blacksquare t_{PD} (I_n to O_n)

3.3 ns max for 3.0V to 3.6V V_{CC}

- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})

 ± 12 mA @ 3.0V $\rm V_{CC}$

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Ordering Number	Package Number	Package Description
74VCX162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE _n	Latch Enable Input
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs

Connection Diagram

		\cup		
0E ₁ —	1		48	- LE ₁
o ₀ —	2		47	— I ₀
01 —	3		46	— ₁
GND -	4		45	— GND
02 -	5		44	— I ₂
03 -	6		43	— I ₃
v _{cc} -	7		42	− v _{cc}
04 —	8		41	— I₄
05 -	9		40	— I ₅
GND -	10		39	— GND
06 -	11		38	— I ₆
07 -	12		37	— I ₇
08 —	13		36	— ا ₈
O ₉ —	14		35	وا –
GND -	15		34	— GND
010	16		33	— I ₁₀
011	17		32	— I _{1 1}
v _{cc} —	18		31	- v _{cc}
012	19		30	— I ₁₂
013 -	20		29	— I _{1 3}
GND -	21		28	— GND
014 -	22		27	— I ₁₄
015	23		26	ا ب _{ا 5}
ŌE ₂ —	24		25	- LE ₂

Truth Tables

	Outputs		
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀

	Outputs		
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	Lag	X	O ₀


- = HIGH Voltage Level
- LOW Voltage Level
 Low Voltage Level
 Immaterial (HIGH or LOW, inputs may not float)
 High Impedance
- Previous O₀ before HIGH-to-LOW of Latch Enable

Functional Description

The 74VCX162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE $_{\rm n}$) input is HIGH, data on the In enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on LE_n. The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to +4.6V Output Voltage (V_O)

Outputs 3-STATED Outputs Active (Note 3)

-0.5V to V_{CC} +0.5VDC Input Diode Current (I_{IK}) $V_I < 0V$ -50 mA DC Output Diode Current (I_{OK})

-50 mA $V_{O} < 0V$ $V_O > V_{CC} \\$ +50 mA

DC Output Source/Sink Current (I_{OH}/I_{OL})

DC V_{CC} or GND Current per Supply Pin (I_{CC} or GND) ±100 mA -65°C to +150°C

Storage Temperature Range (T_{STG})

Recommended Operating Conditions (Note 4)

Power Supply

-0.5V to +4.6V

±50 mA

Operating 1.4V to 3.6V Input Voltage -0.3V to +3.6V

Output Voltage (V_O)

Output in Active States $\rm OV$ to $\rm V_{CC}$ Output in "OFF" State 0.0V to 3.6V

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V \text{ to } 3.6V$ +12 mA $V_{CC} = 2.3V \text{ to } 2.7V$ +8 mA $V_{CC} = 1.65V \text{ to } 2.3V$ +3 mA

 $V_{CC} = 1.4V \text{ to } 1.6V$ ±1 mA Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV) V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V

10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	Min	Max	Units	
Cyllibol	i arameter	Conditions	(V)		IVICA	0.110	
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0			
			2.3 - 2.7	1.6		٧	
			1.65 - 2.3	0.65 x V _{CC}		V	
			1.4 - 1.6	0.65 x V _{CC}			
V _{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8		
			2.3 - 2.7		0.7	V	
			1.65 - 2.3		0.35 x V _{CC}	V	
			1.4 - 1.6		0.35 x V _{CC}		
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2			
		$I_{OH} = -6 \text{ mA}$	2.7	2.2			
		$I_{OH} = -8 \text{ mA}$	3.0	2.4			
		$I_{OH} = -12 \text{ mA}$	3.0	2.2			
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2			
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V	
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V	
		$I_{OH} = -8 \text{ mA}$	2.3	1.7			
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2			
		$I_{OH} = -3 \text{ mA}$	1.65	1.25			
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2			
		$I_{OH} = -1 \text{ mA}$	1.4	1.05			

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units	
Symbol	oi Parameter Conditi		(V)	IVIIII	IVIAX	Offics	
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 - 3.6		0.2		
		I _{OL} = 6 mA	2.7		0.4		
		I _{OL} = 8 mA	3.0		0.55		
		I _{OL} = 12 mA	3.0		0.8		
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2		
		I _{OL} = 6 mA	2.3		0.4	V	
		I _{OL} = 8 mA	2.3		0.6		
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2		
		I _{OL} = 3 mA	1.65		0.3		
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2		
		I _{OL} = 1 mA	1.4		0.35		
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μΑ	
l _{OZ}	3-STATE Output Leakage	$0 \leq V_O \leq 3.6 V, \ V_I = V_{IH} \ or \ V_{IL}$	1.4 - 3.6		±10.0	μА	
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0 🔬	_	10.0	μΑ	
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	1.4 - 3.6		20.0	μΑ	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μΑ	
ΔI_{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} -0.6V	2.7 - 3.6		750	μΑ	

Note 5: Outputs disabled or 3-STATE only.

Note 5: Outputs disabled or 3-STATE only. AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units	Figure
Зушьы	Farameter	Conditions	(V)	Min	Max	Units	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.6		Fi
t _{PLH}	LE to O _n		2.5 ± 0.2	1.0	4.9		Figures 1, 2
			1.8 ± 0.15	1.5	9.8	ns	.,_
	1	$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 8
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.3		
t _{PLH}	I _n to O _n		2.5 ± 0.2	1.0	4.5		Figures 1, 2
			1.8 ± 0.15	1.5	9.0	ns	., _
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	18.0		Figures 7, 8
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.9		
t _{PZH}			2.5 ± 0.2	1.0	5.4		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	1, 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	4.0		
t _{PHZ}			2.5 ± 0.2	1.0	4.4		Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.9	ns	1, 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.8		Figures 7, 9, 10
t _S	Setup Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			Figures 1, 6
			1.8 ± 0.15	2.5		ns	1,0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	3.0			Figures 6, 7
t _H	Hold Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	1.0			1
			2.5 ± 0.2	1.0			Figures 1, 6
			1.8 ± 0.15	1.0		ns	1,5
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			Figures 6, 7

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v _{cc}	T _A = -40°0	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Figure
- Cymbol	T drameter	Conditions	(V)	Min	Max	Units	Number
t _W	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	3.3 ± 0.3	1.5			
			2.5 ± 0.2	1.5			Figures 1, 5
			1.8 ± 0.15	4.0		ns	., -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0			Figures 5, 7
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500 \Omega$	3.3 ± 0.3		0.5		
toslh	(Note 7)		2.5 ± 0.2		0.5	ns	
			1.8 ± 0.15		0.75	115	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For $C_L = 50_P F$, add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

			-33		
Symbol	Parameter	Conditions	V _{cc} (V)	T _A = +25°C	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
		2 7	2.5	0.25	V
		4.36	3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF, } V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C Typical	Units
C _{IN}	Input Capacitance	V _{CC} = 1.8V, 2.5V or 3.3V, V _I = 0V or V _{CC}	6	pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V		




FIGURE 5. Propagation Delay, Pulse Width and t_{REC} Waveforms

МR OR CLEAR

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic


Symbol	V _{CC}					
Symbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V			
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} +0.3V	V _{OL} +0.15V	V _{OL} +0.15V			
V _Y	V _{OH} -0.3V	V _{OH} -0.15V	V _{OH} -0.15V			

OUTPUT

 $t_{\mathsf{PLH}},\,t_{\mathsf{PHL}}$

 t_{PZH}, t_{PHZ} t_{PZL}, t_{PLZ}

AC Loading and Waveforms (V $_{CC}$ 1.5V \pm 0.1V)



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL}, t_{PLZ}	V_{CC} x 2 at V_{CC} = 1.5V ± 0.1V
t _{PZH} , t _{PHZ}	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic




FIGURE 10. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic

Symbol	v _{cc}
Gy56.	1.5V ± 0.1V
V _{mi}	V _{CC} /2
V _{mo}	V _{CC} /2
V _X	V _{OL} +0.1V
V_{Y}	V _{OH} -0.1V

Physical Dimensions inches (millimeters) unless otherwise noted -B-8.10 4.05 O.2 C B A ALL LEAD TIPS O.1 C ALL LEAD TIPS -C-0.09-0.20-0.50 0.17−0.27 ◆ 0.1300 A BS CS 12.00' TOP & BOTTOM R0.16 GAGE PLANE 0.25 NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97, SEATING PLANE 0.60±0.10 B. DIMENSIONS ARE IN MILLIMETERS. 1.00 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M. 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com