
INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Feb 19 IC24 Data Handbook 1998 Apr 20



74LV245

FEATURES

- Wide operating voltage: 1.0 to 5.5 V
- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Output capability: bus driver
- I_{CC} category: MSI

QUICK REFERENCE DATA

GND = 0 V: $T_{amb} = 25^{\circ}C$: $t_r = t_f \le 2.5$ ns

DESCRIPTION

The 74LV245 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT245.

The 74LV245 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The 74LV245 features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control. OE controls the outputs so that the buses are effectively isolated.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay A _n to B _n ; B _n to A _n	$C_L = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	7.0	ns
Cl	Input capacitance		3.5	pF
C _{I/O}	Input/output capacitance	2 3	10	pF
C _{PD}	Power dissipation capacitance per buffer	$V_{CC} = 3.3 V$ V ₁ = GND to V _{CC} , note 1	40	pF

NOTE:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W)

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	–40°C to +125°C	74LV245 N	74LV245 N	SOT146-1
20-Pin Plastic SO	-40°C to +125°C	74LV245 D	74LV245 D	SOT163-1
20-Pin Plastic SSOP Type II	–40°C to +125°C	74LV245 DB	74LV245 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV245 PW	74LV245PW DH	SOT360-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	DIR	Direction
2, 3, 4, 5, 6, 7, 8, 9	A_0 to A_7	Data inputs/outputs
10	GND	Ground (0 V)
18, 17, 16, 15, 14, 13, 12, 11	B ₀ to B ₇	Data inputs/outputs
19	ŌĒ	Output enable input (active LOW)
20	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPU	JTS	INPUTS/OUTPUT				
OE	OE DIR		B _n			
L	L	A = B	Inputs			
L	Н	Inputs	B = A			
Н	Х	Z	Z			

NOTES:

HIGH voltage level H =


LOW voltage level L =

don't care

X = Z = high impedance OFF-state

74LV245

PIN CONFIGURATION



LOGIC SYMBOL

74LV245

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V _{CC}	V
Vo	Output voltage		0	-	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$\begin{array}{l} V_{CC} = 1.0V \mbox{ to } 2.0V \\ V_{CC} = 2.0V \mbox{ to } 2.7V \\ V_{CC} = 2.7V \mbox{ to } 3.6V \\ V_{CC} = 3.6V \mbox{ to } 5.5V \end{array}$	- - -	- - - -	500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to $V_{CC} = 5.5V.$

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
$\pm I_{\text{IK}}$	DC input diode current	$V_{\rm I} < -0.5 \text{ or } V_{\rm I} > V_{\rm CC} + 0.5 V$	20	mA
$\pm I_{OK}$	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
$\pm I_{O}$	DC output source or sink current – bus driver outputs	$-0.5V < V_{O} < V_{CC} + 0.5V$	35	mA
$^{\pm I_{GND},}_{\pm I_{CC}}$	DC V _{CC} or GND current for types with – bus driver outputs		70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 1.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74LV245

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

			LIMITS							
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	o +125°C] υνιτ		
			MIN	TYP ¹	MAX	MIN	MAX	1		
		$V_{CC} = 1.2V$	0.9			0.9				
V _{IH}	HIGH level Input	$V_{CC} = 2.0 V$	1.4			1.4				
voltage		V _{CC} = 2.7 to 3.6V	2.0			2.0] `		
		$V_{CC} = 4.5$ to 5.5V	0.7 * V _{CC}			0.7 * V _{CC}]		
		$V_{CC} = 1.2V$			0.3		0.3			
VIL	LOW level Input	$V_{CC} = 2.0 V$			0.6		0.6	v		
۷IL	voltage	$V_{CC} = 2.7$ to 3.6V			0.8		0.8] `		
		V _{CC} = 4.5 to 5.5			0.3 * V _{CC}		0.3 * V _{CC}			
		V_{CC} = 1.2V; V_I = V_{IH} or $V_{IL;}$ – I_O = 100 μA		1.2						
		$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$	1.8	2.0		1.8		1		
V _{OH} HIGH level output voltage; all outputs	HIGH level output	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$	2.5	2.7	5	2.5				
	voltage, all outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL} - I_O = 100 \mu A$	2.8	3.0	-	2.8				
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL} - I_O = 100 \mu A$	4.3	4.5		4.3		1		
	HIGH level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}, -I_O = 8mA$	2.40	2.82		2.20				
	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 16mA$	3.60	4.20		3.50				
		$V_{CC} = 1.2V; V_1 = V_{IH} \text{ or } V_{IL}; I_0 = 100 \mu A$	*	0						
		$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2			
V _{OL}	LOW level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2			
	voltage, all outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1		
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1		
	LOW level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 8 \text{mA}$		0.20	0.40		0.50			
V _{OL}	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 16mA$		0.35	0.55		0.65	V		
I _I	Input leakage current	$V_{CC} = 5.5V; V_1 = V_{CC} \text{ or GND}$			1.0		1.0	μΑ		
I _{OZ}	3-State output OFF-state current	$V_{CC} = 5.5$ V; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND			5		10	μA		
Icc	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μA		
ΔI_{CC}	Additional quiescent supply current	$V_{CC} = 2.7V$ to 3.6V; $V_{I} = V_{CC} - 0.6V$			500		850	μA		

NOTE:

1. All typical values are measured at $T_{amb} = 25^{\circ}C$.

74LV245

AC CHARACTERISTICS

GND = 0V; $t_r = t_f \le 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 1 \text{K}\Omega$

			CONDITION			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	WAVEFORM		40 to +85 °	С	–40 to +125 °C		UNIT
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX	
			1.2		45	28			
	$\begin{array}{c} \text{Propagation delay} \\ \text{A}_n \text{ to } \text{B}_n; \\ \text{B}_n \text{ to } \text{A}_n \end{array}$		2.0		15	28		34	
t _{PHL} /t _{PLH}		Figures 1	2.7		11	19		24	ns
			3.0 to 3.6		9 ²	16		20	
		4.5 to 5.5		8 ³	11		14		
	3-State output enable time	E-State output enable time $\frac{DE}{DE}$ to A_n ; Figures 2 $\frac{DE}{DE}$ to B_n	1.2		55				ns
			2.0		19	31		39	
t _{PZH} /t _{PZL}	OE to A _n ;		2.7		14	23		29	
	OE to B _n		3.0 to 3.6		10 ²	18		23	
			4.5 to 5.5		8.5 ³	14		18	
			1.2	44	65				
	3-State output disable time		2.0	5 ST	24	32		39	
t _{PHZ} /t _{PLZ}	OE to A _n ; OE to B _n	Figures 2	2.7	-	18	24		29	ns
			3.0 to 3.6		14 ²	20		24	
			4.5 to 5.5		11.5 ³	16		19	

NOTES:

1. Unless otherwise stated, all typical values are measured at Tamb = 25°C

2. Typical values are measured at $V_{CC} = 3.3$ V. 3. Typical values are measured at $V_{CC} = 5.0$ V.

AC WAVEFORMS

 V_M = 1.5 V at $V_{CC} \ge 2.7$ V and ≤ 3.6 V V_{M} = 0.5 V × V_{CC} at V_{CC} < 2.7 V and ≥ 4.5 V V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. $V_X = V_{OL} + 0.3$ V at $V_{CC} \geq 2.7$ V and ≤ 3.6 V $V_X = V_{OL} + 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V and } \ge 4.5 \text{ V } \\ V_Y = V_{OH} - 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V and } \le 3.6 \text{ V }$ V_{Y} = $V_{OH} - 0.1 \times V_{CC}$ at V_{CC} < 2.7 V and \geq 4.5 V




Figure 1. Input (A_n, B_n) to output (B_n, A_n) propagation delays and the output transition times.






Figure 2. 3-State enable and disable times.

Product specification

74LV245

TEST CIRCUIT





DIP20: plastic dual in-line package; 20 leads (300 mil)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	с	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	E DATE
VERSION IEC JEDEC EIAJ PROJECTION	EDATE
$ SOT146_1 $	11-17 05-24

Product specification

plastic small outline package; 20 leads; body width 7.5 mm SO20: SOT163-1 А D Х = v (M) A H_{F} · 子 陸 新 本 常 Q pin 1 index 10 detail X e bp 10 mm 5 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) А z ⁽¹⁾ D⁽¹⁾ E⁽¹⁾ UNIT A₁ A_2 A₃ L Q v w θ bp с е $H_{\rm E}$ Lp у max. 2.45 2.25 0.30 13.0 10.65 0.9 0.49 0.32 7.6 1.1 1.1 2.65 mm 0.25 1.27 1.4 0.25 0.25 0.1 1.0 0.4 0.10 0.36 0.23 12.6 7.4 10.00 04 8⁰ 0° 0.043 0.016 0.035 0.012 0.096 0.019 0.013 0.51 0.30 0.42 0.043 0.10 inches 0.01 0.050 0.055 0.01 0.01 0.004

Note

0.004

0.089

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.014

0.009

0.49

0.29

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013AC				-92-11-17 95-01-24	


0.39

0.039

0.016

1998 Apr 20


74LV245



OUTLINE		REFER	ENCES	EUROPEAN		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT339-1		MO-150AE			-93-09-08 95-02-04	

74LV245

Octal bus transceiver (3-State)



OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT360-1		MO-153AC				- 93-06-16- 95-02-04

74LV245

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philip Semiconductors reserves the right to make changes at any time without notice in order to improve desig and supply the best possible product.				
Product Specification Full Production		This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 05-96 9397-750-04438

Let's make things better.

