32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

Rev. 01 — 20 August 2007

**Product data sheet** 

## 1. General description

The 74LVC32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features four output enable  $(n\overline{OE})$  inputs for easy cascading and four send/receive (nDIR) inputs for direction control. Pin  $n\overline{OE}$  controls the outputs so that the buses are effectively isolated.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

To ensure the high-impedance state during power-up or power-down, pin  $n\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## 2. Features

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V.
- CMOS low power consumption
- MULTIBYTE flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when V<sub>CC</sub> = 0 V
- Complies with JEDEC standard JESD8-B / JESD36
- ESD protection:
  - HBM EIA/JESD22-A114-B exceeds 2000 V
  - MM EIA/JESD22-A115-A exceeds 200 V
- Specified from –40 °C to +85 °C
- Packaged in plastic fine-pitch ball grid array package

## 3. Ordering information


### Table 1.Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC32245AEC	–40 °C to +85 °C	LFBGA96	plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm	SOT536-1



### 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# 4. Functional diagram



32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### **Pinning information** 5.

### 5.1 Pinning

																nna475
6	1A1	1A3	1A5	1A7	2A1	2A3	2A5	2A6	3A1	3A3	3A5	3A7	4A1	4A3	4A5	4A6
5	1A0	1A2	1A4	1A6	2A0	2A2	2A4	2A7	3A0	3A2	3A4	3A6	4A0	4A2	4A4	4A7
4	10E	GND	Vcc	GND	GND	Vcc	GND	20E	30E	GND	Vcc	GND	GND	Vcc	GND	40E
3	1DIR	GND	Vcc	GND	GND	Vcc	GND	2DIR	3DIR	GND	Vcc	GND	GND	Vcc	GND	4DIR
2	1B0	1B2	1B4	1B6	2B0	2B2	2B4	2B7	3B0	3B2	3B4	3B6	4B0	4B2	4B4	4B7
1	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B6	3B1	3B3	3B5	3B7	4B1	4B3	4B5	4B6
	А	В	С	D	E	F	G	н	J	к	L	M	N	Р	R	т

## 5.2 Pin description

#### Table 2. **Pin description**

A B C	DEFGHJKLM	NPRT
Fig 2. Pin configuration		A MA
5.2 Pin descrip	Dion Ball	h.cn
Table 2.         Pin description           Pin name         Pin name	Ball	Description
		direction control
nDIR (n = 1 to 4)	A3, H3, J3, T3	
nOE (n = 1 to 4)	A4, H4, J4, T4	output enable input (active LOW)
1A[0:7]	A5, A6, B5, B6, C5, C6, D5, D6	input or output
1B[0:7]	A2, A1, B2, B1, C2, C1, D2, D1	input or output
2A[0:7]	E5, E6, F5, F6, G5, G6, H6, H5	input or output
2B[0:7]	E2, E1, F2, F1, G2, G1, H1, H2	input or output
3A[0:7]	J5, J6, K5, K6, L5, L6, M5, M6	input or output
3B[0:7]	J2, J1, K2, K1, L2, L1, M2, M1	input or output
4A[0:7]	N5, N6, P5, P6, R5, R6, T6, T5	input or output
4B[0:7]	N2, N1, P2, P1, R2, R1, T1, T2	input or output
GND	B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4	ground (0 V)
V <sub>CC</sub>	C3, C4, F3, F4, L3, L4, P3, P4	supply voltage

# 6. Functional description

Table 3.	Function selection <sup>[1]</sup>		
Input		Output	
nOE	nDIR	nAn	nBn
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

#### **Limiting values** 7.

#### Table 4. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
Vo	output voltage	output HIGH or LOW state	[2] _0.5	$V_{CC} + 0.5$	V
		output 3-state	[2] -0.5	+6.5	V
lo	output current	$V_{O} = 0 V$ to $V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		[3] _	200	mA
I <sub>GND</sub>	ground current		<u>[3]</u> –200	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$	[4]	1000	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed. .com.c

The output voltage ratings may be exceeded if the output current ratings are observed. [2]

All supply and ground pins connected externally to one voltage source. [3]

Above 70 °C the value of Ptot derates linearly with 1.8 mW/K. [4]

#### **Recommended operating conditions** 8.

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage	for maximum speed performance	2.7	-	3.6	V
		for low-voltage applications	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall	$V_{CC}$ = 1.2 V to 2.7 V	-	-	20	ns/V
	rate	$V_{CC} = 2.7 V \text{ to } 3.6 V$	-	-	10	ns/V

### 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# 9. Static characteristics

### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Typ <mark>[1]</mark>	Max	Unit
T <sub>amb</sub> = -4	40 °C to +85 °C						
VIH	HIGH-level input voltage		1.2	V <sub>CC</sub>	-	-	V
			2.7 to 3.6	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		1.2	-	-	GND	V
			2.7 to 3.6	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$					
		I <sub>O</sub> = −100 μA	2.7 to 3.6	$V_{CC}-0.2$	$V_{CC}$	-	V
		$I_{O} = -12 \text{ mA}$	2.7	$V_{CC}-0.5$	-	-	V
		I <sub>O</sub> = -18 mA	3.0	$V_{CC}-0.6$	-	-	V
		$I_{O} = -24 \text{ mA}$	3.0	$V_{CC} - 0.8$	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$		- 8-			
		I <sub>O</sub> = 100 μA	2.7 to 3.6	8. /**	GND	0.20	V
		I <sub>O</sub> = 12 mA	2.7	C	-	0.40	V
		I <sub>O</sub> = 24 mA	3.0	-	-	0.55	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND	3.6	-	±0.1	±5	μΑ
I <sub>OZ</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{O} = 5.5 \text{ V or GND}$	3.6	[2] -	±0.1	±5	μA
I <sub>OFF</sub>	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0.0	-	±0.1	±10	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A	3.6	-	0.1	40	μA
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	2.7 to 3.6	-	5	500	μA
Cı	input capacitance	$V_I = GND$ to $V_{CC}$	0 to 3.6	-	5.0	-	pF
C <sub>I/O</sub>	input/output capacitance	$V_I = GND$ to $V_{CC}$	0 to 3.6	-	10	-	pF

[1] All typical values are measured at V<sub>CC</sub> = 3.3 V (unless stated otherwise) and T<sub>amb</sub> = 25 °C.

[2] For I/O ports the parameter  $I_{OZ}$  includes the input leakage current.

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

## 10. Dynamic characteristics

#### Table 7. **Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 5.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)		Min	Typ <mark>[1]</mark>	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C							
t <sub>pd</sub>	propagation delay	nAn to nBn; nBn to nAn;	1.2	[2]	-	13.0	-	ns
		see Figure 3	2.7		1.0	2.7	4.7	ns
			3.0 to 3.6		1.0	2.2	4.5	ns
t <sub>en</sub>	enable time	nOE to nAn, nBn: see Figure 4	1.2	[2]	-	15.0	-	ns
			2.7		1.5	3.6	6.7	ns
			3.0 to 3.6		1.0	2.8	5.5	ns
t <sub>dis</sub>	disable time	nOE to nAn, nBn; see Figure 4	1.2	[2]	-	11.0	-	ns
			2.7		1.5	3.4	6.6	ns
			3.0 to 3.6		1.5	3.2	5.6	ns
t <sub>sk(o)</sub>	output skew time		3.0 to 3.6	<u>[3]</u>	-	-	1.0	ns
C <sub>PD</sub>	power dissipation capacitance	per buffer; $V_I = GND$ to $V_{CC}$	3.3	<u>[4]</u>		30	-	pF

[1] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 2.7 V, and 3.3 respectively

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $t_{en}$  is the same as  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$ t<sub>dis</sub> is the same as t<sub>PLZ</sub> and t<sub>PHZ</sub>.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 11. Waveforms




# 74LVC32245A

### 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state



# 74LVC32245A

### 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state




### Table 8. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
1.2 V	V <sub>CC</sub>	≤ 2 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND
3.0 V to 3.6 V	2.7 V	$\leq$ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND

# 74LVC32245A

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

## 12. Package outline



LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1

### Fig 6. Package outline SOT536-1 (LFBGA96)

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state

# **13. Abbreviations**

Table 9.	Abbreviations
Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC32245A_1	20070820	Product data sheet	-	-
			3 to m. cn	

# **15. Legal information**

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **16. Contact information**

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, send an email to: salesaddresses@nxp.com

# 74LVC32245A

32-bit bus transceiver with direction pin; 5 V tolerant; 3-state


### **17. Contents**

1	General description 1
2	Features 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description 3
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 6
12	Package outline
13	Abbreviations 10
14	Abbreviations       10         Revision history       10         Legal information       11         Data sheet status       11         Definitions       11         Disclaimers       11         Trademarks       11         Contact information       11         Contents       12
15	Legal information 11
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers 11
15.4	Trademarks
16	Contact information
17	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2007.

All rights reserved.



Date of release: 20 August 2007 Document identifier: 74LVC32245A\_1

