

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

EEPW 电子产品世界  
.com.cn

## 74HC/HCT563

Octal D-type transparent latch;  
3-state; inverting

Product specification  
File under Integrated Circuits, IC06

December 1990

## Octal D-type transparent latch; 3-state; inverting

## 74HC/HCT563

### FEATURES

- 3-state inverting outputs for bus oriented applications
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessor
- Common 3-state output enable input
- Output capability: bus driver
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT563 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky

TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT563 are octal D-type transparent latches featuring separate D-type inputs for each latch and inverting 3-state outputs for bus oriented applications.

A latch enable (LE) input and an output enable ( $\overline{OE}$ ) input are common to all latches.

The "563" is functionally identical to the "573", but has inverted outputs.

The "563" consists of eight D-type transparent latches with 3-state inverting outputs. The LE and  $\overline{OE}$  are

common to all latches.

When LE is HIGH, data at the  $D_n$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE.

When  $\overline{OE}$  is LOW, the contents of the 8 latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state.

Operation of the  $\overline{OE}$  input does not affect the state of the latches.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $t_r = t_f = 6\text{ ns}$

| SYMBOL            | PARAMETER  | CONDITIONS                                   | TYPICAL |     | UNIT |
|-------------------|--|--|---------|-----|------|
|                   |  |  | HC      | HCT |      |
| $t_{PHL}/t_{PLH}$ | propagation delay $D_n$ , LE to $\overline{Q}_n$ | $C_L = 15\text{ pF}$ ; $V_{CC} = 5\text{ V}$ | 14      | 16  | ns   |
| $C_I$             | input capacitance                                |  | 3.5     | 3.5 | pF   |
| $C_{PD}$          | power dissipation capacitance per latch          | notes 1 and 2                                | 19      | 19  | pF   |

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
for HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

### ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

Octal D-type transparent latch; 3-state;  
inverting

74HC/HCT563

PIN DESCRIPTION

| PIN NO.                        | SYMBOL                               | NAME AND FUNCTION                        |
|--------------------------------|--------------------------------------|--|
| 2, 3, 4, 5, 6, 7, 8, 9         | D <sub>0</sub> to D <sub>7</sub>     | data inputs                              |
| 11                             | LE                                   | latch enable input (active HIGH)         |
| 1                              | $\overline{OE}$                      | 3-state output enable input (active LOW) |
| 10                             | GND                                  | ground (0 V)                             |
| 19, 18, 17, 16, 15, 14, 13, 12 | $\overline{Q}_0$ to $\overline{Q}_7$ | 3-state latch outputs                    |
| 20                             | V <sub>CC</sub>                      | positive supply voltage                  |



Octal D-type transparent latch; 3-state;  
inverting

74HC/HCT563




Fig.4 Functional diagram.

FUNCTION TABLE

| OPERATING MODES                    | INPUTS          |    |       | INTERNAL LATCHES | OUTPUTS<br>$\bar{Q}_0$ to $\bar{Q}_7$ |
|------------------------------------|-----------------|----|-------|------------------|---------------------------------------|
|                                    | $\overline{OE}$ | LE | $D_n$ |                  |                                       |
| enable and read register           | L               | H  | L     | L                | H                                     |
|                                    | L               | H  | H     | H                | L                                     |
| latch and read register            | L               | L  | l     | L                | H                                     |
|                                    | L               | L  | h     | H                | L                                     |
| latch register and disable outputs | H               | L  | l     | L                | Z                                     |
|                                    | H               | L  | h     | H                | Z                                     |

Notes

- H = HIGH voltage level  
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition  
L = LOW voltage level  
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition  
Z = high impedance OFF-state




Fig.5 Logic diagram.

# Octal D-type transparent latch; 3-state; inverting

74HC/HCT563

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER   | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 | UNIT | TEST CONDITIONS        |           |      |
|-------------------------------------|---|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|------|------------------------|-----------|------|
|                                     |   | 74HC                  |                |                 |                 |                 |                 |      | V <sub>CC</sub><br>(V) | WAVEFORMS |      |
|                                     |   | +25                   |                |                 | -40 to +85      |                 | -40 to +125     |      |                        |           |      |
|                                     |   | min.                  | typ.           | max.            | min.            | max.            | min.            |      |                        |           | max. |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>D <sub>n</sub> to $\overline{Q}_n$               |                       | 47<br>17<br>14 | 145<br>29<br>25 |                 | 180<br>36<br>31 | 220<br>44<br>38 | ns   | 2.0<br>4.5<br>6.0      | Fig.6     |      |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>LE to $\overline{Q}_n$                           |                       | 47<br>17<br>14 | 145<br>29<br>25 |                 | 180<br>36<br>31 | 220<br>44<br>38 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |      |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time<br>$\overline{OE}$ to $\overline{Q}_n$  |                       | 47<br>17<br>14 | 150<br>30<br>26 |                 | 190<br>38<br>33 | 225<br>45<br>38 | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |      |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time<br>$\overline{OE}$ to $\overline{Q}_n$ |                       | 50<br>18<br>14 | 150<br>30<br>26 |                 | 190<br>38<br>33 | 225<br>45<br>38 | ns   | 2.0<br>4.5<br>6.0      | Fig.8     |      |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time  |                       | 14<br>5<br>4   | 60<br>12<br>10  |                 | 75<br>15<br>13  | 90<br>18<br>15  | ns   | 2.0<br>4.5<br>6.0      | Fig.6     |      |
| t <sub>w</sub>                      | enable pulse width<br>HIGH  | 80<br>16<br>14        | 14<br>5<br>4   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 | ns   | 2.0<br>4.5<br>6.0      | Fig.7     |      |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to LE                                   | 50<br>10<br>9         | 11<br>4<br>3   |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  | ns   | 2.0<br>4.5<br>6.0      | Fig.9     |      |
| t <sub>h</sub>                      | hold time<br>D <sub>n</sub> to LE                                     | 4<br>4<br>4           | -6<br>-2<br>-2 |                 | 4<br>4<br>4     |                 | 4<br>4<br>4     | ns   | 2.0<br>4.5<br>6.0      | Fig.9     |      |

# Octal D-type transparent latch; 3-state; inverting

74HC/HCT563

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT           | UNIT LOAD COEFFICIENT |
|-----------------|-----------------------|
| D <sub>n</sub>  | 0.35                  |
| LE              | 0.65                  |
| $\overline{OE}$ | 1.25                  |

## AC CHARACTERISTICS FOR 74HCT





GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                              | PARAMETER   | T <sub>amb</sub> (°C) |      |      |            |      |             |      | UNIT | TEST CONDITIONS        |           |      |
|-------------------------------------|---|-----------------------|------|------|------------|------|-------------|------|------|------------------------|-----------|------|
|                                     |   | 74HCT                 |      |      |            |      |             |      |      | V <sub>CC</sub><br>(V) | WAVEFORMS |      |
|                                     |   | +25                   |      |      | -40 to +85 |      | -40 to +125 |      |      |                        |           | min. |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>D <sub>n</sub> to $\overline{Q}_n$           | min.                  | typ. | max. | min.       | max. | min.        | max. | ns   | 4.5                    | Fig.6     |      |
| t <sub>PHL</sub> / t <sub>PLH</sub> | propagation delay<br>LE to $\overline{Q}_n$                       |                       | 19   | 35   |            | 44   |             | 53   | ns   | 4.5                    | Fig.7     |      |
| t <sub>PZH</sub> / t <sub>PZL</sub> | 3-state output enable<br>time $\overline{OE}$ to $\overline{Q}_n$ |                       | 20   | 35   |            | 44   |             | 53   | ns   | 4.5                    | Fig.8     |      |
| t <sub>PHZ</sub> / t <sub>PLZ</sub> | 3-state output disable<br>time OE to $\overline{Q}_n$             |                       | 22   | 35   |            | 44   |             | 53   | ns   | 4.5                    | Fig.8     |      |
| t <sub>THL</sub> / t <sub>TLH</sub> | output transition time  |                       | 5    | 12   |            | 15   |             | 18   | ns   | 4.5                    | Fig.6     |      |
| t <sub>w</sub>                      | enable pulse width<br>HIGH  | 16                    | 5    |      | 20         |      | 24          |      | ns   | 4.5                    | Fig.7     |      |
| t <sub>su</sub>                     | set-up time<br>D <sub>n</sub> to LE                               | 10                    | 3    |      | 13         |      | 15          |      | ns   | 4.5                    | Fig.9     |      |
| t <sub>h</sub>                      | hold time<br>D <sub>n</sub> to LE                                 | 5                     | -1   |      | 5          |      | 5           |      | ns   | 4.5                    | Fig.9     |      |

Octal D-type transparent latch; 3-state; inverting

74HC/HCT563

AC WAVEFORMS



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".