

April 1991 Revised August 1999

# 74FR9240

# 9-Bit Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The 74FR9240 is an inverting 9-bit buffer and line driver designed to be employed as memory and address driver, clock driver and bus oriented transmitter or receiver.

#### **Features**


- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs sink 64 mA and source 15 mA
- Guaranteed multiple output switching, 250 pF delay and pin-to-pin skew
- Guaranteed 4000V minimum ESD protection
- 9-bit architecture for systems carrying parity

# **Ordering Code:**

Order Number	Package Number	Package Description
74FR9240SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74FR9240SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Pin Description**

Pin Names	Description				
$\overline{OE}_1$ , $\overline{OE}_2$	Output Enable Input (Active-LOW)				
I <sub>0</sub> -I <sub>8</sub>	Inputs				
$\overline{O}_0 - \overline{O}_8$	Outputs				

#### **Truth Table**

OE <sub>1</sub>	OE <sub>2</sub>	l <sub>n</sub>	$\overline{O}_n$
Н	Х	Х	Z
Х	Н	Х	Z
L	L	Н	L
L	L	L	Н

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

## **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

Storage Temperature  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Ambient Temperature under Bias  $-55^{\circ}$ C to  $+125^{\circ}$ C Junction Temperature under Bias  $-55^{\circ}$ C to  $+150^{\circ}$ C

 $V_{CC}$  Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

Standard Output  $-0.5 \text{V to V}_{\text{CC}}$ 3-STATE Output -0.5 V to +5.5 V

Current Applied to Output

in LOW State (Max) Twice the Rated I<sub>OL</sub> (mA)

ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Supply Voltage +4.5V to +5.5V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V /	-	Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	i <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.4		137	V	Min	$I_{OH} = -3 \text{ mA}$
		2.0		-	V	Min	I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current	1/1		5	μА	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current			7	μА	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test			,	μΛ	IVIAX	VIN - 7:0 V
I <sub>IL</sub>	Input LOW Current			-150	μΑ	Max	V <sub>IN</sub> = 0.5V
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A},$
							All Other Pins Grounded
I <sub>OD</sub>	Output Circuit Leakage Current			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV,
							All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Current			20	μΑ	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-20	μΑ	Max	V <sub>OUT</sub> = 0.5V
los	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current		9	13	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current		37	45	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current		31	38	mA	Max	Outputs 3-STATE
C <sub>IN</sub>	Input Capacitance		8.0		pF	5.0	

# **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	1
t <sub>PLH</sub>	Propagation Delay	1.0	3.3	4.5	1.0	4.5	ns
t <sub>PHL</sub>	A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	1.0	2.9	4.5	1.0	4.5	115
t <sub>PZH</sub>	Output Enable Time	2.6	4.0	6.6	2.6	6.6	20
$t_{PZL}$		2.6	6.3	6.6	2.6	6.6	ns
t <sub>PHZ</sub>	Output Disable Time	1.7	3.3	6.2	1.7	6.2	ns
$t_{PLZ}$		1.7	2.9	6.2	1.7	6.2	115


## **Extended AC Electrical Characteristics**


		T <sub>A</sub> = 0°C to +70°C		T <sub>A</sub> = 0°C to +70°C		
			V <sub>CC</sub> = +5.0V		$V_{CC} = +5.0V$	
Symbol	Parameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 250 pF		Units
			uts Switching			
			(Note 3)		(Note 4)	
		Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.0	6.0	2.3	8.3	ns
t <sub>PHL</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$	1.0	6.0	2.3	8.3	115
t <sub>PZH</sub>	Output Enable Time	2.6	7.2			ns
t <sub>PZL</sub>		2.6	7.2			115
t <sub>PHZ</sub>	Output Disable Time	1.7	6.6			ns
t <sub>PLZ</sub>		1.7	6.6			113
toshl	Pin-to-Pin Skew		2.0			ns
(Note 5)	for HL Transitions		2.0			115
t <sub>OSLH</sub>	Pin-to-Pin Skew		1.1			ns
(Note 5)	for LH Transitions		1.1			115
t <sub>OST</sub>	Pin-to-Pin Skew		3.0			ns
(Note 5)	for HL/LH Transitions		3.0			115

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (toSHL), LOW-to-HIGH, (toSLH), or HIGH-to-LOW and/or LOW-to-HIGH, (toST). Specifications guaranteed with all outputs switching in phase.





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com