# SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54AHC16373 ... WD PACKAGE

SN74AHC16373 . . . DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1 OE

1Q1 🛛 2

1Q2 3

GND 🛛 4

1Q3 🛛 5

1Q4 🛛 6

1Q5 🛛 8

1Q6 🛛 9

GND 10

1Q8 🛛 12

2Q1 🛛 13

2Q2 🛛 14

GND 15

2Q3 16

2Q4 17

V<sub>CC</sub> [ 18

2Q5 🛛 19

2Q6 20

GND 21

2Q8 🛛 23

22

24

2Q7 [

2<mark>0E</mark>

1Q7 || 11

SCLS329G - MARCH 1996 - REVISED JANUARY 2000

48 🛛 1LE

47 🛛 1D1

46 1D2

45 GND

44 🛛 1D3

43 1D4

42 VCC

41 1D5

40 1D6

39 🛛 GND

38 1D7

37 🛛 1D8

36 2D1

35 2D2

34 🛛 GND

33 2D3

32 2D4

31 VCC

30 2D5

29 2D6

28 GND

27 2D7

26 🛛 2D8

25 1 2LE

- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

### description

The 'AHC16373 devices are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels at the D inputs.

Com.C

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHC16373 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AHC16373 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

## SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000


FUNCTION TABLE (each 8-bit latch)									
INPUTS OUTPUT									
OE	LE	D	Q						
L	Н	Н	Н						
L	Н	L	L						
L	L	Х	Q <sub>0</sub>						
Н	Х	Х	Z						

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1) Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) Continuous current through each V <sub>CC</sub> or GND Package thermal impedance, $\theta_{JA}$ (see Note 2):	-0.5 V to 7 V -0.5 V to 7 V -0.5 V to 7 V -0.5 V to V <sub>CC</sub> + 0.5 V -20 mA ±20 mA ±25 mA ±75 mA DGG package 70°C/W DGV package 58°C/W DL package 63°C/W
Storage temperature range, Istg	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 3)

		1 St. 38	SN54AH0	C16373	SN74AHC	C16373	UNIT		
		* 3 12	MIN	MAX	MIN	MAX	UNIT		
VCC	Supply voltage		2	5.5	2	5.5	V		
		$V_{CC} = 2 V$	1.5		1.5				
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V		
		$V_{CC} = 5.5 V$	3.85		3.85				
		$V_{CC} = 2 V$		0.5		0.5			
VIL	/IL Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V		
		V <sub>CC</sub> = 5.5 V		1.65		1.65	.65		
VI	Input voltage		0	5.5	0	5.5	V		
Vo	Output voltage		0 4	Vcc	0	VCC	V		
		$V_{CC} = 2 V$	Ú.	-50		-50	μA		
ЮН	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V	202	-4		-4			
		$V_{CC}$ = 5 V ± 0.5 V	A.	-8		-8	mA		
		$V_{CC} = 2 V$		50		50	μA		
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4			
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA		
A #/ A	locut transition rise or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	<b>~</b> ^//		
Δt/Δv	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V		
TA	Operating free-air temperature	•	-55	125	-40	85	°C		

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS329G – MARCH 1996 – REVISED JANUARY 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	ן = 25°C	;	SN54AH	C16373	SN74AHC	C16373	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9			1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9		
VOH		4.5 V	4.4			4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	Mi	3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	4	<b>0</b> .1		0.1	
VOL		4.5 V			0.1	40	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	$n_Q$	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	Dy,	0.5		0.44	
Ц	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	Y	±1*		±1	μA
loz	$V_{O} = V_{CC} \text{ or GND},$ $V_{I} = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND,  I_{O} = 0$	5.5 V			4	10-11-	40		40	μA
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V	4	4						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

			SN54AHC16373	SN74AHC16373	UNIT
		MIN MAX	MIN MAX	MIN MAX	UNIT
tw	Pulse duration, LE high	5	5.00	5	ns
t <sub>su</sub>	Setup time, data before LE↓	4	4	4	ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	1	21	1	ns

# timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		C16373	SN74AHC16373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5	12.00	5		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	4		4	11r	4		ns
th	Hold time, data after LE $\downarrow$	1		হ প		1		ns



### SN54AHC16373, SN74AHC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS329G - MARCH 1996 - REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	C16373 MAX UN	SN74AHC									
$ \begin{array}{ c c c c c c c c c c } \hline (001P01) & CAPACITANCE & MIN & TYP & MAX & MIN & MAX & MIN \\ \hline tPLH & D & Q & C_L = 15  pF & 7.3^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPHL & LE & Q & C_L = 15  pF & 7^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPHL & D & Q & C_L = 15  pF & 7^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPLH & D & Q & C_L = 15  pF & 7.3^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPLI & OE & Q & C_L = 15  pF & 7.3^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPLI & OE & Q & C_L = 15  pF & 7.3^{*} & 13^{*} & 1^{*} & 15^{*} & 1 \\ \hline tPLI & OE & Q & C_L = 15  pF & 10^{*} & 14^{*} & 16^{*} & 1 \\ \hline tPLI & OE & Q & C_L = 15  pF & 10^{*} & 14^{*} & 16^{*} & 1 \\ \hline tPLI & OE & Q & C_L = 15  pF & 10^{*} & 14^{*} & 16^{*} & 1 \\ \hline tPLH & D & Q & C_L = 50  pF & 9.8 & 14 & 1 & 16 & 1 \\ \hline tPLH & LE & Q & C_L = 50  pF & 9.5 & 14.5 & 1 & 16.5 & 1 \\ \hline tPHL & LE & Q & C_L = 50  pF & 9.5 & 14.5 & 1 & 16.5 & 1 \\ \hline tPHL & OE & OE & 0 & 0 & 0 & 0 \\ \hline tPHL & OE & OE & 0 & 0 & 0 & 0 \\ \hline tPHL & OE & OE & 0 & 0 & 0 & 0 & 0 \\ \hline tPHL & OE & 0 & 0 & 0 & 0 & 0 \\ \hline tPHL & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline tPHL & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $	MAX		;16373	LOAD T <sub>A</sub> = 25°C SN54AHC16373					FROM		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		MIN	MAX	MIN	MAX	MIN TYP I		CAPACITANCE	(OUTPUT)	(INPUT)	PARAMETER
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	15	1	15*	1*	13*	7.3*		Ci - 15 pF	0	D	<sup>t</sup> PLH
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15 n	1	15*	1*	13*	7.3*		CL = 15 pr	Q	D	<sup>t</sup> PHL
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 n	1	15*	1*	13*	7*		Ci = 15 pE	0	16	<sup>t</sup> PLH
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15	1	15*	1**	13*	7*		0L = 13 pr	~	LL	<sup>t</sup> PHL
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	15 n	1	15*	1*	13*	7.3*		$C_{\rm L} = 15  \rm pF$	0		<sup>t</sup> PZH
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15	1	15*	1*	13*	7.3*		0 <u>[</u> = 13 pi	Q	ÛE	<sup>t</sup> PZL
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	16 n	1	16*	1*	14*	10*		$C_1 = 15 \text{ pF}$	0		<sup>t</sup> PHZ
tPHL D Q $C_L = 50 \text{ pF}$ 9.8 14 1 16 1   tPLH LE Q $C_L = 50 \text{ pF}$ 9.5 14.5 1 16.5 1   tPHL LE Q $C_L = 50 \text{ pF}$ 9.5 14.5 1 16.5 1	16	1	16*	1*	14*	10*		0L = 13 bi	Q Q	ÛE	<sup>t</sup> PLZ
tPHL 9.8 14 16 1   tPLH LE Q $C_L = 50 \text{ pF}$ 9.5 14.5 1 16.5 1   tPHL LE Q $C_L = 50 \text{ pF}$ 9.5 14.5 1 16.5 1	16 n	1	16	10	14	9.8		$C_1 = 50 \text{ pF}$	0	D	<sup>t</sup> PLH
LE Q CL = 50 pF 9.5 14.5 1 16.5 1	16	1	16	d	14	9.8		0L = 30 bi	×	D	<sup>t</sup> PHL
tpHL 9.5 14.5 1 16.5 1	16.5 n	1	16.5	x 1	14.5	9.5		$C_{\rm L} = 50  \rm nE$	0	IE	<sup>t</sup> PLH
633	16.5	1	16.5	1	14.5	9.5		0L - 00 bi	~		<sup>t</sup> PHL
$\frac{t_{PZH}}{OE}$ Q C <sub>L</sub> = 50 pF 9.3 14.9 1 16 1	16 n	1	16	1	14.9	9.3		$C_{\rm L} = 50  \rm pF$	0		<sup>t</sup> PZH
tp <u>ZL</u> = 8 14.9 1 16 1	16	1	16	1	Carl Mills	8		0L = 30 bi		UE	<sup>t</sup> PZL
tPHZ OE Q CL = 50 pF 10.4 15.5 1 17 1	17 n	1	17	1	15.5			$C_{\rm L} = 50  \rm nE$	0		<sup>t</sup> PHZ
tPLZ 11.6 15.5 1 1/ 1	17	1	17	1		11.6	X		~	UE	tPLZ
$C_{L} = 50  pF$ 1.5 <sup>**</sup>	1.5 n				1.5**	~0	1	C <sub>L</sub> = 50 pF			<sup>t</sup> sk(o)

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	TA	= 25°C	;	SN54AHC	16373	SN74AHC	16373																																				
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT																																			
<sup>t</sup> PLH	D	Q	C <sub>L</sub> = 15 pF		5*	8.2*	1*	9.5*	1	9.5	ns																																			
<sup>t</sup> PHL	D	Q	CL = 15 pr		5*	8.2*	1*	9.5*	1	9.5	115																																			
<sup>t</sup> PLH	LE	Q	C <sub>L</sub> = 15 pF		4.9*	8.5*	1*	9.5*	1	9.5	ns																																			
<sup>t</sup> PHL	LL	Q	0 <u>[</u> = 13 pi		4.9*	8.5*	1*	9.5*	1	9.5	115																																			
<sup>t</sup> PZH	OE	Q	C <sub>L</sub> = 15 pF		5.5*	9.1*	1*	10*	1	10	ns																																			
<sup>t</sup> PZL	ÛE	Q Q	0 <u>[</u> = 13 pi		5.5*	9.1*	1*	10*	1	10	115																																			
<sup>t</sup> PHZ	OE	Q	C <sub>L</sub> = 15 pF		5*	9.5*	1*	10*	1	10	ns																																			
<sup>t</sup> PLZ	ÛE	Q Q	0 <u>[</u> = 13 pi		5*	9.5*	1* 🗸	10*	1	10	115																																			
<sup>t</sup> PLH	D	Q	$C_{I} = 50  pF$		6.5	9.2	10	10.5	1	10.5	ns																																			
<sup>t</sup> PHL	D	, , , , , , , , , , , , , , , , , , ,	CL = 50 pr		6.5	9.2	20	10.5	1	10.5	115																																			
<sup>t</sup> PLH	LE	Q	$C_1 = 50 \text{ pF}$		6.4	9.5	A 1	10.5	1	10.5	ns																																			
<sup>t</sup> PHL	LL	ŭ	0L = 30 bi		6.4	9.5	1	10.5	1	10.5	113																																			
<sup>t</sup> PZH	OE	Q	C <sub>L</sub> = 50 pF		6	10.1	1	11.5	1	11.5	ns																																			
<sup>t</sup> PZL	ÛE	Q Q	0L = 30 bi		6	10.1	1	11.5	1	11.5	115																																			
<sup>t</sup> PHZ	OE		$C_{\rm L} = 50  \rm pE$		6.5	10.5	1	11.5	1	11.5	ns																																			
<sup>t</sup> PLZ	UE	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q (	Q C	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q	Q C <sub>L</sub> = 50 pF		7.5	10.5	1	11.5	1	11.5	115
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns																																			

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54AHC16373, SN74AHC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS329G – MARCH 1996 – REVISED JANUARY 2000

# noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 4)

	PARAMETER	SN74	UNIT		
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.34	0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.6		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.

## operating characteristics, V<sub>CC</sub> = 5 V, $T_A$ = 25°C


	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	21	pF





## SN54AHC16373, SN74AHC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCLS329G - MARCH 1996 - REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



5-Sep-2005

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74AHC16373DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AHC16373DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AHC16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

1

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

- D. Falls within JEDEC: 24/48 Pins MO-153
  - 14/16/20/56 Pins MO-194




# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

### PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G\*\*) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G\*\*) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated