FAIRCHILD

SEMICONDUCTOR

January 1990 Revised September 1998 74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs

74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs

General Description


The ACQ241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The ACQ utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- \blacksquare I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC

Ordering Code:

-		
Order Number	Package Number	Package Description
74ACQ241SC	M20B	20-Lead Small Outline Integrated Circuit, JEDEC MS-013, 0.300" Wide Body
74ACQ241PC	N20A	20-Lead Plastic Dual-In-Line Package, JEDEC MS-001, 0.300" Wide
Device also available in Ta	pe and Reel. Specify by a	ppending suffix letter "X" to the ordering code.



Pin Descriptions

Pin Names	Description
\overline{OE}_1, OE_2	3-STATE Output Enable Inputs
I ₀ —I ₇	Inputs
O ₀ -O ₇	Outputs

Truth Tables

Inputs		Outputs		
OE ₁	I _n	(Pins 12, 14, 16, 18)		
L	L	L		
L	н	н		
Н	х	Z		
Inputs		Outputs		
OE ₂	I _n	(Pins 3, 5, 7, 9)		
ОЕ ₂ Н	In L	(Pins 3, 5, 7, 9) L		
		(Pins 3, 5, 7, 9) L H		
Н	L	L		

FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

	•	Conditions
Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions
DC Input Diode Current (IIK)		Supply Voltage (V _{CC})
$V_{I} = -0.5V$	–20 mA	Input Voltage (VI)
$V_I = V_{CC} + 0.5V$	+20 mA	Output Voltage (V _O)
DC Input Voltage (VI)	–0.5V to $V_{CC}^{} + 0.5V_{}$	Operating Temperature (T _A)
DC Output Diode Current (I _{OK})		Minimum Input Edge Rate $\Delta V/\Delta t$
$V_0 = -0.5V$	–20 mA	V_{IN} from 30% to 70% of V_{CC}
$V_O = V_{CC} + 0.5V$	+20 mA	V _{CC} @ 3.0V, 4.5V, 5.5V
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V	Note 1: Absolute maximum ratings are those val
DC Output Source		to the device may occur. The databook specifica out exception, to ensure that the system design
or Sink Current (I _O)	± 50 mA	supply, temperature, and output/input loading va
DC V _{CC} or Ground Current		recommend operation of FACT™ circuits outside
per Output Pin (I _{CC} or I _{GND})	\pm 50 mA	
Storage Temperature (T _{STG})	-65°C to +150°C	
DC Latch-Up Source or		0
Sink Current	±300 mA	
Junction Temperature (T _J)		3, 33, 14
PDIP	140°C	is 3 to m.cn
		AT CT
		-01
		G

Recommended Operating Conditions

Supply Voltage (V _{CC})	2.0V to 6.0V
Input Voltage (VI)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V / \Delta t$	125 mV/ns
$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$	
V _{CC} @ 3.0V, 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, with-out exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

Symbol	Parameter	V _{CC}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
		(V)	Тур	Gua	ranteed Limits		
/ _{IH}	Minimum High Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
VIL	Maximum Low Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{ОН}	Minimum High Level	3.0	2.99	2.9	2.9		I _{OUT} = -50 μA
	Output Voltage	4.5	4.49	4.4	4.4	V	
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1		l _{OUT} = 50 μA
	Output Voltage	4.5	0.001	0.1	0.1	V	1000
		5.5	0.001	0.1	0.1	1.	6
					7. 63		$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44	6	I _{OL} = 12 mA
		4.5		0.36	0.44	V	1 _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}$, GND
I _{OLD}	Minimum Dynamic Output Current	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	(Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
I _{oz}	Maximum 3-STATE	5.5		±0.25	±2.5	μA	V_{I} (OE) = V_{IL} , V_{IH}
	Leakage Current						$V_I = V_{CC}, GND$
							$V_{O} = V_{CC}, GND$
√ _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figures 1, 2
	Maximum Dynamic V _{OL}						(Note 5)(Note 6)
/ _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figures 1, 2
	Minimum Dynamic V _{OL}						(Note 5)(Note 6)
V _{IHD}	Minimum High Level	5.0	3.1	3.5		V	(Note 5)(Note 7)
	Dynamic Input Voltage						
V _{ILD}	Maximum Low Level	5.0	1.9	1.5		V	(Note 5)(Note 7)
	Dynamic Input Voltage						

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}.$

Note 5: DIP package.

Note 6: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. n–1 Inputs switching 0V to 5V. Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{ILD}) f = 1 MHz.

www.fairchildsemi.com

AC Electrical Characteristics

74ACQ241

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	3.3	2.0	6.5	9.0	2.0	9.5	ns
t _{PLH}	Data to Output	5.0	1.5	4.5	6.0	1.5	6.5	
t _{PZL}	Output Enable Time	3.3	2.5	8.0	13.0	2.5	13.5	ns
t _{PZH}		5.0	1.5	5.5	8.5	1.5	9.0	
t _{PHZ}	Output Disable Time	3.3	1.0	8.5	14.5	1.0	15.0	ns
t _{PLZ}		5.0	1.0	5.5	9.5	1.0	10.0	
t _{OSHL} t _{OSLH}	Output to Output Skew Data to Output (Note 9)	3.3		1.0	1.5		1.5	ns

Note 8: Voltage Range 5.0 is 5.0V ±0.5V. Voltage Range 3.3 is 3.3V ±0.3V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	3	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$	
C _{PD}	Power Dissipation Capacitance	70	pF	$V_{CC} = 5.0V$	
Ŷ₽D	Power Dissipation Capacitance	70	com	V _{CC} = 5.0V	

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope



FIGURE 1. Quiet Output Noise Voltage Waveforms

Note 10: V_{OHV} and V_{OLP} are measured with respect to ground reference. **Note 11:** Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_f = 3$ ns, skew < 150 ps. $V_{OLP}\!/\!V_{OLV}$ and $V_{OHP}\!/\!V_{OHV}\!:$

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit

www.fairchildsemi.com





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.