#### SN54ACT16373, 74ACT16373 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ACT16373...WD PACKAGE 74ACT16373...DL PACKAGE

(TOP VIEW)

1<del>0Ε</del> Γ

1Q1 []<sub>2</sub>

1Q2 []3

GND [4

1Q3 🛮 5

1Q4 **[**] 6

V<sub>CC</sub> [] 7

1Q5 **[**] 8

1Q6 **9** 

GND 10

1Q7 🛮 11

1Q8 **1**12

2Q1 **1**3

2Q2 **1**14

GND [ 15

2Q3 16

2Q4 [ 17

V<sub>CC</sub> ☐ 18

2Q5 19

2Q6 **1**20

GND [] 21

2Q7 **∏**22

2Q8 **[**] 23

20E [ 24

SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

48 **1** 1C

47 1D1

46 1D2

45 GND

44 🛮 1D3

43 1D4

42 VCC

41 🛮 1D5

40 1D6

39 GND

38 1D7

37 1D8

36 2D1

35 2D2

34 [] GND

33 2D3

32 **1** 2D4

31 V<sub>CC</sub>

30 2D5

29 2D6

28 GND

27 ¶ 2D7

26 2D8

25 ¶ 2C



- Inputs Are TTL-Voltage Compatible
- 3-State Bus Driving True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Shrink Small-Outline (DL) 300-mil Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The SN54ACT16373 and 74ACT16373 are 16-bit D-type transparent latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. These devices can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data (D) inputs if enable C is taken high. When C is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16373 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




## SN54ACT16373, 74ACT16373 **16-BIT D-TYPE TRANSPARENT LATCHES** WITH 3-STATE OUTPUTS SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

#### **FUNCTION TABLE**

	INPUTS		OUTPUT
OE	С	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Χ	Χ	Z


## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

#### logic diagram (positive logic)





To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions (see Note 3)

		SN54ACT16373		74ACT	UNIT	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	Vcc	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-24	mA
loL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	<del>-</del> 55	125	-40	85	°C

NOTES: 3. Unused inputs should be tied to  $V_{CC}$  through a pullup resistor of approximately 5 k $\Omega$  or greater to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage supply.



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

### SN54ACT16373, 74ACT16373 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	Δ = 25°C	;	SN54AC	Г16373	74ACT16373		UNIT			
PARAMETER	TEST CONDITIONS		TEST CONDITIONS VCC	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4					
	ΙΟΗ = -30 μΑ	5.5 V	5.4			5.4		5.4					
\/a	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		V			
VOH	IOH = -24 IIIA	5.5 V	4.94			4.7		4.8		V			
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85							
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85					
	10. 504	4.5 V			0.1		0.1		0.1	V			
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1				
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44				
VOL	IOL = 24 IIIA	5.5 V			0.36		0.5		0.44				
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65						
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				-63			1.65				
Ι <sub>Ι</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1	五万	±1		±1	μА			
loz	$V_O = V_{CC}$ or GND	5.5 V		- 4	±0.5	-40	±10		±5	μА			
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		· %	8	C	160		80	μА			
Δlcc <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA			
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						pF			
Co	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		12						pF			

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		SN54ACT16373		74ACT16373	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	4		4		1		ns
t <sub>su</sub>	Setup time, data before LE↓	1		1		1		ns
th	Hold time, data after LE↓	5		5		5		ns

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	<u>Վ</u> = 25°C	;	SN54AC	Г16373	74ACT	16373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Q	3.8	7.9	9.4	3.8	11.8	3.8	11.1	ne
<sup>t</sup> PHL		ď	3.1	8.2	9.7	3.1	13	3.1	12.3	ns
<sup>t</sup> PLH	LE	Q	4.6	9.3	10.8	4.6	13.7	4.6	12.8	
<sup>t</sup> PHL			4.5	9.1	10.5	4.5	13	4.5	12.2	ns
<sup>t</sup> PZH	ŌĒ	Q	3.1	8	9.5	3.1	13	3.1	12.1	ns
t <sub>PZL</sub>		ά	3.8	9.4	11.1	3.8	15.1	3.8	14.2	115
<sup>t</sup> PHZ	ŌĒ	Q	5.3	8.6	9.9	5.3	11	5.3	10.7	ns
<sup>t</sup> PLZ	OE	ά	4.3	7.4	8.7	4.3	9.8	4.3	9.4	115




<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V<sub>CC</sub>.

### SN54ACT16373, 74ACT16373 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS122C - MARCH 1990 - REVISED SEPTEMBER 1996

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per latch	Dower dissination canacitance per letch	Outputs enabled	C 50 pE	f = 1 MHz	43	pF
	Fower dissipation capacitance per laten	Outputs disabled	$C_L = 50 pF$ ,		4.5	



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

