

Pin Assignment for SSOP and TSSOP $ \begin{array}{c} \hline 000 \\ \hline 0$	Connectio	on Diagra	am	Func
$\begin{array}{c c} \hline \textbf{CEAB}_{1} & \textbf{I} & \textbf{56} & \textbf{OEBA}_{1} & \textbf{obtain fr} \\ \hline \textbf{CEAB}_{1} & \textbf{2} & \textbf{55} & \textbf{CEBA}_{1} & \textbf{obtain fr} \\ \hline \textbf{CEAB}_{1} & \textbf{3} & \textbf{54} & \textbf{CEBA}_{1} & \textbf{ple, the} \\ \hline \textbf{CEAB}_{1} & \textbf{3} & \textbf{54} & \textbf{CEBA}_{1} & \textbf{ple, the} \\ \hline \textbf{CEAB}_{1} & \textbf{53} & \textbf{GND} & \textbf{order to ic} \\ \hline \textbf{A}_{0} & \textbf{5} & \textbf{52} & \textbf{B}_{0} & \textbf{order to ic} \\ \hline \textbf{A}_{0} & \textbf{5} & \textbf{52} & \textbf{B}_{0} & \textbf{order to ic} \\ \hline \textbf{A}_{0} & \textbf{5} & \textbf{52} & \textbf{B}_{1} & \textbf{as indice} \\ \hline \textbf{V}_{CC} & \textbf{7} & \textbf{50} & \textbf{V}_{CC} & \textbf{LOW, a l} \\ \hline \textbf{A}_{2} & \textbf{8} & \textbf{49} & \textbf{B}_{2} & \textbf{input ma} \\ \hline \textbf{A}_{2} & \textbf{9} & \textbf{48} & \textbf{B}_{3} & \textbf{LOW-to-H} \\ \hline \textbf{A}_{4} & \textbf{10} & \textbf{47} & \textbf{B}_{4} & \textbf{latches in} \\ \hline \textbf{GND} & \textbf{11} & \textbf{46} & \textbf{GND} & \textbf{change V} \\ \hline \textbf{A}_{5} & \textbf{13} & \textbf{44} & \textbf{B}_{6} & \textbf{the data} \\ \hline \textbf{A}_{6} & \textbf{15} & \textbf{42} & \textbf{B}_{5} & \textbf{LOW, the} \\ \hline \textbf{A}_{6} & \textbf{15} & \textbf{42} & \textbf{B}_{5} & \textbf{LOW, the} \\ \hline \textbf{A}_{6} & \textbf{15} & \textbf{42} & \textbf{B}_{8} & \textbf{LEBA}_{n} & \textbf{atEBA}_{n} \\ \hline \textbf{A}_{10} & \textbf{17} & \textbf{40} & \textbf{B}_{10} & \textbf{Data} \\ \hline \textbf{A}_{10} & \textbf{17} & \textbf{40} & \textbf{B}_{10} & \textbf{Data} \\ \hline \textbf{A}_{11} & \textbf{19} & \textbf{38} & \textbf{B}_{1} & \textbf{A}_{12} & \textbf{22} \\ \hline \textbf{A}_{13} & \textbf{21} & \textbf{35} & \textbf{SCD} & \textbf{Data} \\ \hline \textbf{A}_{11} & \textbf{19} & \textbf{38} & \textbf{B}_{1} & \textbf{A}_{12} & \textbf{CEBA}_{2} & \textbf{L} \\ \hline \textbf{CEAB}_{2} & \textbf{26} & \textbf{31} & \textbf{CEBA}_{2} & \textbf{L} \\ \hline \textbf{H} & \textbf{A}_{15} & \textbf{24} & \textbf{33} & \textbf{B}_{15} \\ \hline \textbf{CEAB}_{2} & \textbf{27} & \textbf{30} & \textbf{CBA} & \textbf{L} \\ \hline \textbf{H} & \textbf{HOH D} & \textbf{LEBA}_{2} & \textbf{L} \\ \hline \textbf{H} & \textbf{HOH D} & \textbf{LEDA}_{2} & \textbf{L} \\ \hline \textbf{H} & \textbf{HOH D} & \textbf{L} & \textbf{LOW V} \\ \hline \textbf{L} $	Pin As	sianment for	SSOP and TSSOP	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<b>J</b>		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				obtain f
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				applies to
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				ple, the
$A_1 = 6$ $S_1 = B_1$ as indica $V_{CC} = 7$ $S_0 = V_{CC}$ LOW, a l $A_2 = 8$ $49 = B_2$ input ma $A_3 = 9$ $48 = B_3$ LOW-to-l $A_4 = 10$ $47 = B_4$ latches in $GND = 11$ $46$ $GND$ change V $A_5 = 12$ $45 = B_5$ LOW, the $A_6 = 13$ $44 = B_6$ the data $A_7 = 14$ $43 = B_7$ data flow $A_8 = 15$ $42 = B_5$ LOW, the $A_7 = 14$ $43 = B_7$ data flow $A_8 = 15$ $42 = B_6$ LEBA, and $A_9 = 16$ $41 = B_9$ Bro $A_{10} = 17$ $40 = B_{10}$ Data $GND = 18$ $39 = GND$ Data $A_{11} = 19$ $38 = B_{11}$ A_1 = A_1				order to
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				as indica
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		V <sub>CC</sub> — 7	50 - V <sub>CC</sub>	LOW, a
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Ű	, v	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		-		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		ů,	Ŷ	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Ű	v	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		A <sub>9</sub> — 16	~	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		10		Data
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				Data
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		12	36 B <sub>12</sub>	CEAR
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		15		
$\begin{array}{c} GND \\ \hline CEAB_2 \\ \hline CEAB_2 \\ \hline CEAB_2 \\ \hline CEAB_2 \\ \hline 28 \\ \hline 28 \\ \hline 29 \\ \hline 0EBA_2 \\$				
$\begin{array}{c} \overline{CEAB}_2 & 26 & 31 \\ \overline{LEAB}_2 & 27 & 30 \\ \overline{OEAB}_2 & 28 & 29 \end{array} \xrightarrow{CEBA}_2 \\ \end{array} \begin{array}{c} \mathbf{L} \\ L$		15		X
$\frac{\overline{LEAB}_2}{\overline{OEAB}_2} = \frac{27}{28} = \frac{30}{29} = \overline{OEBA}_2$ $H = HIGH V$ $L = LOW V$ $X = Immate$ $A-to-B data$				
$\overline{OEAB_2} = 28$ 29 $\overline{OEBA_2}$ $H = HIGH V$ L = LOW V X = Immate A-to-B data				X
H = HIGH V L = LOW V X = Immate A-to-B data		-		L
				X = Immate A-to-B data

#### tional Description

TQ16543 contains sixteen non-inverting transceiv-3-STATE outputs. The device is byte controlled ch byte functioning identically, but independent of er. The control pins may be shorted together to full 16-bit operation. The following description to each byte. For data flow from A to B, for exam-A-to-B Enable  $(\overline{CEAB}_n)$  input must be LOW in enter data from  $A_0\!\!-\!\!A_{15}$  or take data from  $B_0\!\!-\!\!B_{15},$ ated in the Data I/O Control Table. With CEABn LOW signal on the A-to-B Latch Enable  $(\overline{LEAB}_n)$ akes the A-to-B latches transparent; a subsequent HIGH transition of the LEAB<sub>n</sub> signal puts the A in the storage mode and their outputs no longer with the A inputs. With  $\overline{\text{CEAB}}_n$  and  $\overline{\text{OEAB}}_n$  both e 3-STATE B output buffers are active and reflect present at the output of the A latches. Control of w from B to A is similar, but using the  $\overline{CEBA}_n$ , and OEBA<sub>n</sub> inputs.


# I/O Control Table

		100			
		Inputs	-	Latch Status	Output
C	EAB	LEAB	<b>OEAB</b> <sub>n</sub>	) (Byte n)	Buffers (Byte n)
N.	Н	X	X	Latched	High Z
	X	ОН	Х	Latched	—
	1	L	Х	Transparent	—
	X	Х	Н	—	High Z
	L	Х	L	—	Driving

Voltage Level

Voltage Level terial

ta flow shown; B-to-A flow control ne, except using  $\overline{CEBA}_n$ ,  $\overline{LEBA}_n$  and  $\overline{OEBA}_n$ 



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{\mbox{\scriptsize CC}}+0.5V$
DC Output Source/Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin	±50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (VI)	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	
Nete 4. Alter late an estimate and a set of the set of	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	<b>T</b> <sub>A</sub> =	+25°C	T <sub>A</sub> = -40°C to+85°C	Units	Conditions	
Symbol	Farameter	(V)	(V) Typ Guaranteed Limits		aranteed Limits	- Units		
/н	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0		or $V_{CC} - 0.1V$	
/ <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8		or $V_{CC} - 0.1V$	
/ <sub>он</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4			
		1					$V_{IN} = V_{IL} \text{or } V_{IH}$	
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
OL	Maximum LOW	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
DZT	Maximum I/O	5.5		±0.5	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$	
	Leakage Current						$V_0 = V_{CC}, GND$	
N	Maximum Input	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC},$	
	Leakage Current						GND	
сст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
c	Max Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$	
	Supply Current						or GND	
OLD	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
OHD	Output Current (Note 3)				-75	mA	V <sub>OHD</sub> = 3.85V Min	
OLP	Quiet Output	5.0	0.5	0.8		V	Figure 1, Figure 2	
	Maximum Dynamic V <sub>OL</sub>						(Note 5)(Note 6)	
OLV	Quiet Output	5.0	-0.5	-0.8		V	Figure 1, Figure 2	
	Minimum Dynamic V <sub>OL</sub>						(Note 5)(Note 6)	
OHP	Maximum	5.0	V <sub>OH</sub> + 1.0	V <sub>OH</sub> + 1.5		V	Figure 1, Figure 2	
	Overshoot						(Note 4)(Note 6)	
ону	Minimum	5.0	V <sub>OH</sub> - 1.0	V <sub>OH</sub> – 1.8		V	Figure 1, Figure 2	
	V <sub>CC</sub> Droop						(Note 4)(Note 6)	
/IHD	Minimum HIGH Dynamic	5.0	1.7	2.0		V	(Note 4)(Note 7)	
	Input Voltage Level							
/ <sub>ILD</sub>	Maximum LOW Dynamic	5.0	1.2	0.8		V	(Note 4)(Note 7)	
	Input Voltage Level							

Note 4: Worst case package.

#### DC Electrical Characteristics (Continued)

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW. Note 6: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH. Note 7: Maximum number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V Input under test switching 3V to threshold (VILD).

#### **AC Electrical Characteristics**

		V <sub>CC</sub>	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C$	to +85°C	
Symbol	Parameter	(V)		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 5	0 pF	Units
		(Note 8)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay		3.8	5.9	8.3	3.0	9.0	
t <sub>PHL</sub>	Transparent Mode	5.0	3.5	5.5	7.9	2.6	8.5	ns
	A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>							
t <sub>PLH</sub>	Propagation Delay		4.7	6.9	9.8	3.4	10.8	
t <sub>PHL</sub>	LEBA <sub>n</sub> , LEAB <sub>n</sub>	5.0	3.9	6.3	9.0	3.1	9.8	ns
	to A <sub>n</sub> , B <sub>n</sub>							
t <sub>PZH</sub>	Output Enable Time		4.2	6.3	9.2	3.0	9.9	
t <sub>PZL</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	5.0	4.9	7.3	10.3	3.6	10.3	ns
	$\overline{\text{CEBA}}_n$ or $\overline{\text{CEAB}}_n$ to $A_n$ or $B_n$					S.		
t <sub>PHZ</sub>	Output Disable Time		2.8	5.2	8.0	2.1	8.3	
t <sub>PLZ</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	5.0	2.6	5.0	7.6	2.0	8.1	ns
	$\overline{\text{CEBA}}_n$ or $\overline{\text{CEAB}}_n$ to $A_n$ or $B_n$			a. 7		C		
Note 8: Volta	age Range 5.0 is 5.0V $\pm$ 0.5V.			80 13	-	1.00		
AC 0-	a rating Dagwirama	-1-	4	32	- T - P			
AC OP	perating Requireme	nts						

Symbol	Parameter	V <sub>CC</sub> (V)		+25°C 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 9)	Тур	Guar	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW $A_n$ or $B_n$ to $\overline{LEBA}_n$ or $\overline{LEAB}_n$	5.0		3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to LEBA <sub>n</sub> or LEAB <sub>n</sub>	5.0		1.5	1.5	ns
t <sub>W</sub>	Latch Enable, B to A Pulse Width, LOW	5.0		4.0	4.0	ns

Note 9: Voltage Range 5.0 is 5.0 V ±0.5 V

19
4
ŝ
65
<b>~</b>
Ø
Ĕ
Ö
Ā
4
N

 $\sim$ 

		Т	F <sub>A</sub> = −40 to +85 V <sub>CC</sub> = Com	°C	T 40	) to +85°C	
			V <sub>CC</sub> = Com C <sub>1</sub> = 50 pF				
Symbol	Parameter					= Com	Units
		16	Outputs Switc	hing	-	250 pF	
		Min	(Note 10) Typ	Max	(Not Min	te 11) Max	
t <sub>PLH</sub>	Propagation Delay	4.5	176	11.1	5.8	14.3	
t <sub>PHL</sub>	Transparent Mode	3.7		9.6	5.1	13.4	ns
THL	$A_n$ to $B_n$ or $B_n$ to $A_n$						
t <sub>PLH</sub>	Propagation Delay	4.3		11.3	6.2	16.3	ns
t <sub>PHL</sub>	$\overline{LEBA}_{n}$ , $\overline{LEAB}_{n}$ to $A_{n}$ , $B_{n}$	3.7		9.7	5.8	14.9	
t <sub>PZH</sub>	Output Enable Time	4.0		10.7			
t <sub>PZL</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	4.3		11.3	(Not	e 12)	ns
	$\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$						
t <sub>PHZ</sub>	Output Disable Time	3.0		8.0			
t <sub>PLZ</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	2.8		7.6	(Not	e 13)	ns
	$\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$				10		
tOSHL	Pin to Pin Skew			1.1			ns
(Note 14)	HL Data to Output				-0-		
t <sub>OSLH</sub>	Pin to Pin Skew		x	1.4	UT-		ns
(Note 14)	LH Data to Output		X				
toshl	Pin to Pin Skew		1.3	2.6			ns
(Note 14)	Latch to Output						
t <sub>OSLH</sub>	Pin to Pin Skew			1.0			ns
(Note 14)	Latch to Output						
t <sub>OST</sub>	Pin to Pin Skew			1.0			ns
(Note 14)	Data to Output						
t <sub>OST</sub> (Note 14)	Pin to Pin Skew Latch to Output			2.2			ns

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 13: The Output Disable Time is dominated by the RC network ( $500\Omega$ , 250 pF) on the output and has been excluded from the datasheet.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW ( $t_{OSHL}$ ), LOW to HIGH ( $t_{OSLH}$ ), or any combination switching LOW to HIGH and/or HIGH to LOW ( $t_{OST}$ ).

### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation.Capacitance	95.0	pF	$V_{CC} = 5.0V$

# 74ACTQ16543

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.



Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns, = 3 ns, skew < 150 ps.

#### FIGURE 1. Quiet Output Noise Voltage Waveforms

- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

 $V_{\mbox{OLP}}/V_{\mbox{OLV}}$  and  $V_{\mbox{OHP}}/V_{\mbox{OHV}}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case for active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 $V_{\text{ILD}}$  and  $V_{\text{IHD}}$ :

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IL</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.

Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.

 Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.

