

FAIRCHILD

SEMICONDUCTOR®

74VHC573 Octal D-Type Latch with 3-STATE Outputs

Features

- High Speed: $t_{PD} = 5.0$ ns (Typ.) at $V_{CC} = 5V$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (Typ.)
- Low Power Dissipation: I_{CC} = 4µA (Max.) @ T_A = 25°C
- Pin and function compatible with 74HC573

General Description

The VHC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an Output Enable input (OE). When the OE input is HIGH, the eight outputs are in a high impedance state.

May 2007


An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description
74VHC573M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.


Connection Diagram



Pin Description

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Outputs

Logic Symbol



Functional Description

·com.cn

The VHC573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs, a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode, but, this does not interfere with entering new data into the latches.

Truth Table


	Inputs	Outputs	
ŌĒ	LE	D	O _n
L	Н	Н	Н
L	Н	L	L
L	L	Х	00
Н	Х	Х	Z

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial

Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
V _{IN}	DC Input Voltage	-0.5V to +7.0V
V _{OUT}	DC Output Voltage	–0.5V to V _{CC} + 0.5V
I _{IK}	Input Diode Current	–20mA
I _{OK}	Output Diode Current	±20mA
I _{OUT}	DC Output Current	±25mA
I _{CC}	DC V _{CC} /GND Current	±75mA
T _{STG}	Storage Temperature	–65°C to +150°C
TL	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions⁽¹⁾

34-12 %-The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to +5.5V
V _{IN}	Input Voltage	0V to +5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _{OPR}	Operating Temperature	–40°C to +85°C
t _r , t _f	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

					T _A = 25°C			T _A = -40°0	C to +85°C	
Symbol	Parameter	V _{CC} (V)	Con	Conditions		Тур.	Max.	Min.	Max.	Units
V _{IH}	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0-5.5			0.7 x V _{CC}			0.7 x V _{CC}		1
VIL	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0-5.5]				0.3 x V _{CC}		0.3 x V _{CC}	1
V _{OH}	HIGH Level	2.0	$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$	1.9	2.0		1.9		V
	Output Voltage	3.0	or V _{IL}		2.9	3.0		2.9		1
		4.5]		4.4	4.5		4.4		
	3.0]	$I_{OH} = -4mA$	2.58			2.48			
		4.5]	I _{OH} =8mA	3.94			3.80		1
V _{OL}	LOW Level	2.0	$V_{IN} = V_{IH}$ or V_{IL}	Ι _{ΟL} = 50μΑ		0.0	0.1		0.1	V
	Output Voltage	3.0				0.0	0.1		0.1]
		4.5]			0.0	0.1		0.1	1
		3.0]	$I_{OL} = 4mA$			0.36		0.44	1
		4.5		I _{OL} = 8mA		4.	0.36		0.44]
I _{OZ}	3-STATE Output Off-State Current	5.5	$V_{IN} = V_{IH}$ $V_{OUT} = V_{C}$	or V _{IL} , _{CC} or GND	en K	N. SP	±0.25		±2.5	μA
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5\	/ or GND	32	01	±0.1		±1.0	μA
I _{CC}	Quiescent Supply Current	5.5	V _{IN} = V _{CC}	or GND			4.0		40.0	μA

DC Electrical Characteristics

Noise Characteristics

				T _A =	= 25°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Тур.	Limits	Units
V _{OLP} ⁽²⁾	Quiet Output Maximum Dynamic V _{OL}	5.0	$C_L = 50 pF$	0.9	1.2	V
V _{OLV} ⁽²⁾	Quiet Output Minimum Dynamic V _{OL}	5.0	$C_L = 50 pF$	-0.8	-1.0	V
V _{IHD} ⁽²⁾	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		3.5	V
V _{ILD} ⁽²⁾	Maximum LOW Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		1.5	V

Note:

2. Parameter guaranteed by design.

					т	A = 25°	C		–40°C 85°C	
Symbol	Parameter	V _{CC} (V)	Cond	ditions	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3		$C_L = 15 pF$		7.6	11.9	1.0	14.0	ns
	Time (LE to O _n)			$C_L = 50 pF$		10.1	15.4	1.0	17.5	1
		5.0 ± 0.5		$C_L = 15 pF$		5.0	7.7	1.0	9.0	
				$C_L = 50 pF$		6.5	9.7	1.0	11.0	
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3		$C_L = 15 pF$		7.0	11.0	1.0	13.0	ns
	Time (D–O _n)			$C_L = 50 pF$		9.5	14.5	1.0	16.5	
	5.0 ± 0.5	1	$C_L = 15 pF$		4.5	6.8	1.0	8.0		
				$C_L = 50 pF$		6.0	8.8	1.0	10.0	
t _{PZL} , t _{PZH}	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 15 pF$		7.3	11.5	1.0	13.5	ns
	Enable Time			$C_L = 50 pF$		9.8	15.0	1.0	17.0	
		5.0 ± 0.5	1	$C_L = 15 pF$		5.2	7.7	1.0	9.0	
				$C_L = 50 pF$		6.7	9.7	1.0	11.0	
t _{PLZ} , t _{PHZ}	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 50 pF$	- 40	10.7	14.5	1.0	16.5	ns
	Disable Time	5.0 ± 0.5		$C_L = 50 pF$	A.	6.7	9.7	1.0	11.0	
t _{OSLH} , t _{OSHL}	Output to Output	3.3 ± 0.3	(3)	$C_L = 50 pF$			1.5		1.5	ns
	Skew	5.0 ± 0.5		$C_L = 50 pF$	0.		1.0		1.0	
C _{IN}	Input Capacitance		V _{CC} = Ope	en 🗸		4	10		10	pF
C _{OUT}	Output Capacitance		V _{CC} = 5.0\			6				pF
C _{PD}	Power Dissipation Capacitance		(4)			29				pF


Notes:


3. Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$; $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$


4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (Opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8$ (per Latch). The total C_{PD} when n pcs. of the Latch operates can be calculated by the equation: C_{PD} (total) = 21 + 8n.

AC Operating Requirements

		V _{cc}	1	Γ _A = 25°0	0	T _A = -4 +8	40°C to 5°C	
Symbol	Parameter	(Ŭ)	Min.	Тур.	Max.	Min.	Max.	Units
t _w (H), t _w (L)	Minimum Pulse Width (LE)	3.3 ± 0.3	5.0			5.0		ns
		5.0 ± 0.5	5.0			5.0		
t _S	Minimum Setup Time	3.3 ± 0.3	3.5			3.5		ns
		5.0 ± 0.5	3.5			3.5		
t _H	Minimum Hold Time	3.3 ± 0.3	1.5			1.5		ns
		5.0 ± 0.5	1.5			1.5		









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [®] Across the board. Around the world.™ ActiveArray™ Bottomless™ Build it Now™ CoolFET™ CorePLUS™ <i>CROSSVOLT</i> ™ CTL™	HiSeC [™] <i>i-Lo</i> [™] ImpliedDisconnect [™] IntelliMAX [™] ISOPLANAR [™] MICROCOUPLER [™] MicroPak [™] MICROWIRE [™] MICROWIRE [™] Motion-SPM [™]	Power-SPM [™] PowerTrench [®] Programmable Active Droop [™] QFET [®] QS [™] QT Optoelectronics [™] Quiet Series [™] RapidConfigure [™] RapidConnect [™]	TinyBuck™ TinyLogic [®] TINYOPTO™ TinyPower™ TinyWire™ TruTranslation™ µSerDes™ UHC [®] UniFET™
Current Transfer Logic™ DOME™ E ² CMOS™ EcoSPARK [®]	MSX TM MSXPro TM OCX TM OCXPro TM	ScalarPump™ SMART START™ SPM [®] STEALTH™	VCX™ Wire™
EnSigna™ FACT Quiet Series™ FACT [®] FAST [®]	OPTOLOGIC [®] OPTOPLANAR [®] PACMAN™ PDP-SPM™	SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8	
FASTr™ FPS™ FRFET [®] GlobalOptoisolator™ GTO™	POP™ Power220 [®] Power247 [®] PowerEdge™ PowerSaver™	SyncFET™ TCM™ The Power Franchise® ™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.