74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS015B - JUNE 1987 - REVISED APRIL 1996

- Eight Latches in a Single Package
- 3-State Bus Driving True Outputs
- Full Parallel Access for Loading
- Buffered Input and Output-Enable Pins
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

(TOP VIEW) 24 🛮 ŌE 1Q 2Q 🛮 2 23 1 1D 3Q **∏** 3 22 1 2D 4Q **1** 4 21 3D GND II 5 20 1 4D GND [6 19**∏** V_{CC} 18 V_{CC} GND **∏** 7 17**∏** 5D GND [] 8

5Q ∏ 9

6Q **∏** 10

7Q **1**1

8Q **[**] 12

16**∏** 6D

15 7 7D

14 8D

13 LE

DB, DW, OR NT PACKAGE

· 如本是

description

This 8-bit latch features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 74ACT11373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the enable is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impendance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 74ACT11373 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS015B - JUNE 1987 - REVISED APRIL 1996

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS015B - JUNE 1987 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package	ge 0.65 W
DW packa	ge 1.7 W
NT packag	ge1.3 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

recommended operating conditions

	2 7 2	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
Vo	Output voltage	0	VCC	V
loh	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C



74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS015B – JUNE 1987 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	T	T _A = 25°C		MIN	MAX	UNIT
PARAMETER	TEST CONDIT	IONS	VCC	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
	10 FOA		4.5 V	4.4			4.4		
	I _{OH} = -50 μA		5.5 V 5.4				5.4		
Voн	I _{OH} = -24 mA		4.5 V	3.94			3.8		V
	10H = -24 11/A		5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$		5.5 V				3.85		
	ΙΟL = 50 μΑ		4.5 V			0.1		0.1	V
			5.5 V			0.1		0.1	
VOL	I _{OL} = 24 mA		4.5 V			0.36		0.44	
			5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$		5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND		5.5 V			±0.5		±5	μΑ
lį	V _I = V _{CC} or GND		5.5 V		.0	±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$		5.5 V	31.	15	8		80	μΑ
∆lcc [‡]	One input at 3.4 V, Other i	inputs at GND or V _{CC}	5.5 V	34	-0	0.9		1	mA
Ci	V _I = V _{CC} or GND		5 V	- 1	4				pF
Co	$V_O = V_{CC}$ or GND	35	5 V	Mi.	10				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN	MAX	UNIT
			MIN	MAX	IVIIIV	IVIAA	UNII
t _W	Pulse duration, LE high		5		5		ns
t _{su}	Setup time, data before LE↓		3.5		3.5		ns
th	Hold time, data LE↓		3.5		3.5	·	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT) (O	FROM TO	то	T,	գ = 25°C	;	MIN	MAX	UNIT
PARAMETER		(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT	
tPLH	D	Q	1.5	7.5	10.3	1.5	11.8	nc	
^t PHL		Q	1.5	6.5	9.3	1.5	10	ns	
t _{PLH}	LE	Any O	1.5	8.5	11.3	1.5	13	ns	
t _{PHL}		Any Q	1.5	8.5	10.9	1.5	12.2	115	
^t PZH	-	Any Q	1.5	7	10.7	1.5	12.5	ns	
tPZL	ŌĒ	Ally Q	1.5	7.5	10.9	1.5	12	115	
^t PHZ		Any Q	1.5	10	12.1	1.5	12.2	ns	
t _{PLZ}	ŌĒ	Ally Q	1.5	7.5	9.5	1.5	10.1	115	



[‡] This is the increase in supply current for each input that is at one of the specified TFL voltage levels rather than 0 V or VCC.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CO	TYP	UNIT	
C _{pd} Pow	Power dissination conscitance per lateb	Outputs enabled	C 50 pF	f = 1 MHz	65	»E
	Power dissipation capacitance per latch	Outputs disabled		f = 1 MHz	54	pF

PARAMETER MEASUREMENT INFORMATION $2 \times V_{CC}$ 500 Ω Open From Output **TEST** S1 **Under Test GND** Open tPLH/tPHL $C_L = 50 pF$ tPLZ/tPZL $2 \times V_{CC}$ 500 Ω (see Note A) tPHZ/tPZH **GND** LOAD CIRCUIT Timing Input 0 V th Input 1.5 V 1.5 V Data Input 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** Output 3 V 3 V Control Input 1.5 V 1.5 V (low-level 0 V 0 V enabling) **tPZL tPHL tPLZ** Output VOH ≈ VCC In-Phase Waveform 1 50% V_{CC} 50% V_{CC} 50% V_CC 20% V_{CC} S1 at $2 \times V_{CC}$ Output VOL VOL (see Note B) tPHZ → **tPLH** tPHL ─ tPZH -Output VOH ۷он 80% V_{CC} Out-of-Phase Waveform 2 50% V_CC 50% V_CC 50% V_CC S1 at GND Output $\approx 0 \text{ V}$ (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS**

- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns. $t_f = 3$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

