



## 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs

IDT71V433

### Features

- ◆ 32K x 32 memory configuration
- ◆ Supports high performance system speed:  
*Commercial and Industrial:*
  - 11 11ns Clock-to-Data Access (50MHz)
  - 12 12ns Clock-to-Data Access (50MHz)
- ◆  $\overline{\text{LBO}}$  input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control ( $\overline{\text{GW}}$ ), byte write enable ( $\overline{\text{BWE}}$ ), and byte writes ( $\overline{\text{BWx}}$ )
- ◆ Power down controlled by ZZ input
- ◆ Single 3.3V power supply (+10/-5%)
- ◆ Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP).

### Description

The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM organized as 32K x 32 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 50 MHz.

The IDT71V433 SRAM contains write, data-input, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V433 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ( $\overline{\text{ADV}}=\text{LOW}$ ), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the  $\overline{\text{LBO}}$  input pin.

The IDT71V433 SRAM utilizes IDT's high-performance 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

### Pin Description

A <sub>0</sub> -A <sub>14</sub>	Address Inputs	Input	Synchronous
$\overline{\text{CE}}$	Chip Enable	Input	Synchronous
CS <sub>0</sub> , $\overline{\text{CS}}_1$	Chips Selects	Input	Synchronous
$\overline{\text{OE}}$	Output Enable	Input	Asynchronous
$\overline{\text{GW}}$	Global Write Enable	Input	Synchronous
$\overline{\text{BWE}}$	Byte Write Enable	Input	Synchronous
$\overline{\text{BW}}_1\text{-}\overline{\text{BW}}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
$\overline{\text{ADV}}$	Burst Address Advance	Input	Synchronous
$\overline{\text{ADSC}}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{\text{ADSP}}$	Address Status (Processor)	Input	Synchronous
$\overline{\text{LBO}}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> -I/O <sub>31</sub>	Data Input/Output	I/O	Synchronous
V <sub>DD</sub> , V <sub>DDQ</sub>	Core and I/O Power Supply (3.3V)	Power	N/A
V <sub>SS</sub> , V <sub>SSQ</sub>	Array Ground, I/O Ground	Power	N/A

3729 tbl 01


**Pin Definitions<sup>(1)</sup>**

Symbol	Pin Function	I/O	Active	Description
A <sub>0</sub> -A <sub>14</sub>	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
$\overline{\text{ADSC}}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{\text{ADSC}}$ is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT gated by CE.
$\overline{\text{ADSP}}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
$\overline{\text{ADV}}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{\text{BWE}}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{\text{BW1}}-\overline{\text{BW4}}$ . If $\overline{\text{BWE}}$ is LOW at the rising edge of CLK then $\overline{\text{BWx}}$ inputs are passed to the next stage in the circuit. A byte write can still be blocked if $\overline{\text{ADSP}}$ is LOW at the rising edge of CLK. If $\overline{\text{ADSP}}$ is HIGH and $\overline{\text{BWx}}$ is LOW at the rising edge of CLK then data will be written to the SRAM. If $\overline{\text{BWE}}$ is HIGH then the byte write inputs are blocked and only $\overline{\text{GW}}$ can initiate a write cycle.
$\overline{\text{BW1}}-\overline{\text{BW4}}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{\text{BW1}}$ controls I/O(7:0), $\overline{\text{BW2}}$ controls I/O(15:8), etc. Any active byte write causes all outputs to be disabled. $\overline{\text{ADSP}}$ LOW disables all byte writes. $\overline{\text{BW1}}-\overline{\text{BW4}}$ must meet specified setup and hold times with respect to CLK.
$\overline{\text{CE}}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{\text{CE}}$ is used with $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$ to enable the IDT71V433. $\overline{\text{CE}}$ also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS <sub>0</sub>	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS <sub>0</sub> is used with $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ to enable the chip.
$\overline{\text{CS1}}$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{\text{CS1}}$ is used with $\overline{\text{CE}}$ and CS <sub>0</sub> to enable the chip.
$\overline{\text{GW}}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. $\overline{\text{GW}}$ supercedes individual byte write enables.
I/O <sub>0</sub> -I/O <sub>31</sub>	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-Through.
$\overline{\text{LBO}}$	Linear Burst	I	LOW	When $\overline{\text{LBO}}$ is HIGH the Interleaved Order (Intel) burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear (PowerPC) burst sequence is selected. $\overline{\text{LBO}}$ has an internal pull-up resistor.
$\overline{\text{OE}}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled if the chip is also selected.
V <sub>DD</sub>	Power Supply	N/A	N/A	3.3V core power supply inputs.
V <sub>DDQ</sub>	Power Supply	N/A	N/A	3.3V I/O power supply inputs.
V <sub>SS</sub>	Ground	N/A	N/A	Core ground pins.
V <sub>SSQ</sub>	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V433 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

**NOTE:**

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

### Functional Block Diagram



3729 dw 01

**Absolute Maximum DC Ratings<sup>(1)</sup>**

Symbol	Rating	Value	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	1.2	W
I <sub>OUT</sub>	DC Output Current	50	mA

3729 tbl 05

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>DD</sub>, V<sub>DDQ</sub> and input terminals only.
- I/O terminals.

**Capacitance**(T<sub>A</sub> = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	4	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	8	pF

3729 tbl 06

**NOTE:**

- This parameter is guaranteed by device characterization, but not production tested.

**Recommended Operating Temperature and Supply Voltage**

Grade	Temperature	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	0V	3.3V+10/-5%	3.3V+10/-5%
Industrial	-40°C to +85°C	0V	3.3V+10/-5%	3.3V+10/-5%

3729 tbl 03

**Recommended DC Operating Conditions**


Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.63	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.63	V
V <sub>SS</sub> , V <sub>SSQ</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0 <sup>(1)</sup>	—	V <sub>DDQ</sub> +0.3 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(3)</sup>	—	0.8	V

3729 tbl 04

**NOTES:**

- V<sub>IH</sub> and V<sub>IL</sub> as indicated is for both input and I/O pins.
- V<sub>IH</sub> (max) = 6.0V for pulse width less than t<sub>cy</sub>/2, once per cycle.
- V<sub>IL</sub> (min) = -1.0V for pulse width less than t<sub>cy</sub>/2, once per cycle.

### Pin Configuration



### Top View TQFP

**NOTES**

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
2. Pin 64 can be left unconnected and the device will always remain in active mode.

**Synchronous Truth Table<sup>(1,2)</sup>**

Operation	Address Used	$\overline{CE}$	CS <sub>0</sub>	$\overline{CS}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_x$	$\overline{OE}^{(3)}$	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	Hi-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	Hi-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	Hi-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	Hi-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	Hi-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	↑	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	DN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	DN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	DN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	↑	DN

3729 tbl 07

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. ZZ = LOW for this table.
3.  $\overline{OE}$  is an asynchronous input.

**Synchronous Write Function Truth Table<sup>(1)</sup>**

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(2)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(2)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(2)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(2)</sup>	H	L	H	H	H	L

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

3729 tbl 08

**Asynchronous Truth Table<sup>(1)</sup>**

Operation	$\overline{OE}$	ZZ	I/O Status	Power
Read	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>31</sub> )	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O <sub>0</sub> -I/O <sub>31</sub> )	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3729 tbl 09

**Interleaved Burst Sequence Table ( $\overline{LB0}=V_{DD}$ )**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3729 tbl 10

**Linear Burst Sequence Table ( $\overline{LB0}=V_{SS}$ )**

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3729 tbl 11

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 10\%/ -5\%$ , Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{LI} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	$\mu A$
$ I_{LI} $	ZZ & $\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$\overline{CE} \geq V_{IH}$ or $\overline{OE} \geq V_{IH}, V_{OUT} = 0V \text{ to } V_{DD}, V_{DD} = \text{Max.}$	—	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = 5mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -5mA, V_{DD} = \text{Min.}$	2.4	—	V

NOTE:

3729 tbl 12

1. The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$ )

Symbol	Parameter	Test Conditions	IDT71V433S11		IDT71V433S12		Unit
			Com'l.	Ind.	Com'l.	Ind.	
$I_{DD}$	Operating Core Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH}$ or $\leq V_{IL}, f = f_{MAX}^{(2)}$	220	220	210	210	mA
$I_{SB}$	Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{IH}$ or $\leq V_{IL}, f = f_{MAX}^{(2)}$	45	45	40	40	mA
$I_{SB1}$	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{DDQ} = \text{Max.}, V_{IN} \geq V_{HD}$ or $\leq V_{LD}, f = 0^{(2)}$	15	15	15	15	mA
$I_{ZZ}$	Full Sleep Mode Core Power Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	15	15	15	15	mA

NOTES:

3729 tbl 13

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{CYC}$  while  $\overline{ADSC} = \text{LOW}$ ;  $f = 0$  means no input lines are changing.

### AC Test Loads





Figure 1. AC Test Load



\* Including scope and jig capacitance.

Figure 2. High-Impedance Test Load (for  $t_{OH}$ ,  $t_{CH}$ ,  $t_{OL}$ , and  $t_{DC1}$ )




Figure 3. Lumped Capacitive Load, Typical Derating

### AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3729 tbl 14



**AC Electrical Characteristics****(V<sub>DD</sub> = 3.3V +10/-5%, Commercial and Industrial Temperature Ranges)**


Symbol	Parameter	71V433S11		71V433S12		Unit
		Min.	Max.	Min.	Max.	
<b>Clock Parameters</b>						
t <sub>CYC</sub>	Clock Cycle Time	20	—	20	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	6	—	6	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	6	—	6	—	ns
<b>Output Parameters</b>						
t <sub>CD</sub>	Clock High to Valid Data	—	11	—	12	ns
t <sub>CDC</sub>	Clock High to Data Change	3	—	3	—	ns
t <sub>CLZ</sub> <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	Clock High to Data High-Z	3	6	3	6	ns
t <sub>OE</sub>	Output Enable Access Time	—	4	—	4	ns
t <sub>OLZ</sub> <sup>(2)</sup>	Output Enable Low to Data Active	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2)</sup>	Output Enable High to Data High-Z	—	6	—	6	ns
<b>Setup Times</b>						
t <sub>SA</sub>	Address Setup Time	2.5	—	2.5	—	ns
t <sub>SS</sub>	Address Status Setup Time	2.5	—	2.5	—	ns
t <sub>SD</sub>	Data in Setup Time	2.5	—	2.5	—	ns
t <sub>SW</sub>	Write Setup Time	2.5	—	2.5	—	ns
t <sub>SAV</sub>	Address Advance Setup Time	2.5	—	2.5	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	2.5	—	2.5	—	ns
<b>Hold Times</b>						
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>HS</sub>	Address Status Hold Time	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	ns
t <sub>HW</sub>	Write Hold Time	0.5	—	0.5	—	ns
t <sub>HAV</sub>	Address Advance Hold Time	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	ns
<b>Sleep Mode and Configuration Parameters</b>						
t <sub>ZZPW</sub>	ZZ Pulse Width	100	—	100	—	ns
t <sub>ZZR</sub> <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	ns
t <sub>CFG</sub> <sup>(4)</sup>	Configuration Set-up Time	80	—	80	—	ns

3729 tbl 15

**NOTES:**

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>CFG</sub> is the minimum time required to configure the device based on the  $\overline{\text{LBO}}$  input.  $\overline{\text{LBO}}$  is a static input and must not change during normal operation.

### Timing Waveform of Read Cycle<sup>(1,2)</sup>




3729 drw 06

**NOTES:**

- O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc., where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- ZZ input is LOW and LBO is Don't Care for this cycle.
- CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Combined Read and Write Cycles<sup>(1,2,3)</sup>




3729 dhw 07

**NOTES:**

1. Device is selected through entire cycle:  $\overline{CE}$  and  $\overline{CS1}$  are LOW,  $\overline{CS0}$  is HIGH.
2. ZZ input is LOW and  $\overline{LBO}$  is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay. O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc., where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.

### Timing Waveform of Write Cycle No. 1 — $\overline{\text{GW}}$ Controlled(1,2,3)




3729 drw 08

**NOTES:**

1. Zz input is LOW,  $\overline{\text{BWE}}$  is HIGH, and  $\overline{\text{LBO}}$  is Don't Care for this cycle.
2.  $\text{O4(Aw)}$  represents the final output data in the burst sequence of the base address  $\text{Aw}$ .  $\text{I1(Ax)}$  represents the first input from the external address  $\text{Ax}$ .  $\text{I1(Ay)}$  represents the first input from the external address  $\text{Ay}$ .  $\text{I2(Ay)}$  represents the next input data in the burst sequence of the base address  $\text{Ay}$ , etc., where  $\text{Ao}$  and  $\text{A1}$  are advancing for the four word burst in the sequence defined by the state of the  $\overline{\text{LBO}}$  input. In the case of input  $\text{I2(Ay)}$  this data is valid for two cycles because  $\overline{\text{ADV}}$  is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  signals. For example, when  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Write Cycle No. 2 — Byte Controlled(1,2,3)




3729 drw 09

**NOTES:**

1. Z<sub>Z</sub> input is LOW,  $\overline{G\overline{W}}$  is HIGH, and  $\overline{L\overline{B}\overline{O}}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc., where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2(Ay) this data is valid for two cycles because  $\overline{A\overline{D}\overline{V}}$  is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

### Timing Waveform of Sleep (ZZ) and Power-Down Modes(1,2,3)




3729 drw 10

**NOTES:**

1. Device must power up in deselected mode.
2.  $\overline{\text{LBO}}$  input is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  signals. For example, when  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  are LOW on this waveform, CS0 is HIGH.

## Non-Burst Read Cycle Timing Waveform




3729 drw 11

### NOTES:

1. ZZ input is LOW,  $\overline{ADV}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles,  $\overline{ADSP}$  and  $\overline{ADSC}$  function identically and are therefore interchangeable.



## Non-Burst Write Cycle Timing Waveform




### NOTES:

1.  $\overline{\text{ZZ}}$  input is LOW,  $\overline{\text{ADV}}$  and  $\overline{\text{OE}}$  are HIGH, and  $\overline{\text{LBO}}$  is Don't Care for this cycle.
2.  $(A_x)$  represents the data for address  $A_x$ , etc.
3. Although only  $\overline{\text{GW}}$  writes are shown, the functionality of  $\overline{\text{BWE}}$  and  $\overline{\text{BWx}}$  together is the same as  $\overline{\text{GW}}$ .
4. For write cycles,  $\overline{\text{ADSP}}$  and  $\overline{\text{ADSC}}$  have different limitations.



# 100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline




SYMBOL	JEDEC VARIATION			UNIT
	MIN	NOM	MAX	
A	-	-	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00	BSC	4	
D1	20.00	BSC	5,2	
E	16.00	BSC	4	
E1	14.00	BSC	5,2	
N	100			
ND	.30			
NE	.20			
e	.65	BSC		
b	.22	.32	.38	7
b1	.22	.30	.33	
CCE	-	-	.10	
ddd	-	-	.13	

**NOTES:**


- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADII OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX

### Ordering Information



PART NUMBER	SPEED IN MEGAHERTZ	t <sub>CD</sub> PARAMETER	CLOCK CYCLE TIME
71V433S11PF	50 MHz	11 ns	20 ns
71V433S12PF	50 MHz	12 ns	20 ns

3729 drw 13



## Datasheet Document History

09/10/99		Updated to new format
	Pg. 1, 8, 9, 17	Revised speed offerings to 11 and 12 ns at 50 MHz
	Pg. 3-5	Adjusted page layout, added extra page
	Pg. 5	Added notes to pin configuration
	Pg. 11-14	Updated notes
	Pg. 18	Added Datasheet Document History
10/08/99	Pg. 1, 4, 8, 9, 17	Added Industrial temperature range offerings
04/04/00	Pg. 17	Added 100pinTQFP Package Diagram Outline
08/09/00		Not recommended for new designs
08/17/01		Removed "Not recommended for new designs" from the background on the datasheet

EEPW 电子产品世界  
.com.cn


**CORPORATE HEADQUARTERS**

2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**

800 345-7015 or 408 727-6116  
fax: 408 492-8674  
www.idt.com

**for TECH SUPPORT:**

sramhelp@idt.com  
800 544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.