EXAS TRUMENTS www.ti.com

SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142T-MAY 1992-REVISED NOVEMBER 2006

FEATURES	SN54LVTH16244A	
 Members of the Texas Instruments 	SN74LVTH16244ADGG, D	
Widebus™ Family	(TOP VIE)	V)
State-of-the-Art Advanced BiCMOS		7
Technology (ABT) Design for 3.3-V		8 2 20E
Operation and Low Static-Power		7 1 1A1
Dissipation		6 1A2
 Support Mixed-Mode Signal Operation 		
(5-V Input and Output Voltages With	4	4 1A3
3.3-V V _{CC})		³ 1A4
 Support Unregulated Battery Operation 		
Down to 2.7 V		1 2A1
 Typical V_{OLP} (Output Ground Bounce) 		0 2A2
<0.8 V at V_{CC} = 3.3 V, T_A = 25°C		⁹ GND 8 2A3
• I _{off} and Power-Up 3-State Support Hot		2A3 2A4
Insertion		36] 3A1
Bus Hold on Data Inputs Eliminates the Need		35 3A2
for External Bullup/Bulldown Pasistors		
Latch-Up Performance Exceeds 500 mA	3Y3 16 3	3 3A3
Per JESD 17	3Y4 17 :	2 3A4
ESD Protection Exceeds JESD 22		I V _{CC}
– 2000-V Human-Body Model (A114-A)	4Y1 🛛 19 🔅	⁶⁰ 4A1
2000 V Machine Model (A115 A)		29 4 A2
 200-V Machine Model (A115-A) 		
		27 4A3
		²⁶ 4A4
	4 <u>0</u> E 24 2	25 3 <u>0E</u>

DESCRIPTION/ORDERING INFORMATION

The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCBS142T-MAY 1992-REVISED NOVEMBER 2006



		ORDERING	INFORMATION			
T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	FBGA – GRD	Dec. 4000	SN74LVTH16244AGRDR	110444		
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVTH16244AZRDR	— LL244A		
		Tube of OF	SN74LVTH16244ADL			
	SSOP – DL	Tube of 25	SN74LVTH16244ADLG4			
	550P - DL	Deal of 4000	SN74LVTH16244ADLR	– LVTH16244A		
		Reel of 1000	74LVTH16244ADLRG4			
–40°C to 85°C			SN74LVTH16244ADGGR			
	TSSOP – DGG	Reel of 2000	74LVTH16244ADGGRE4	LVTH16244A		
			74LVTH16244ADGGRG4			
		Deal of 2000	SN74LVTH16244ADGVR	110444		
	TVSOP – DGV	Reel of 2000	74LVTH16244ADGVRE4	— LL244A		
	VFBGA – GQL	Deal of 4000	SN74LVTH16244AGQLR	LL244A		
	VFBGA – ZQL (Pb-free)	Reel of 1000	SN74LVTH16244AZQLR			
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16244AWD	SNJ54LVTH16244AWD		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



2




SCBS142T-MAY 1992-REVISED NOVEMBER 2006

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	2 <mark>0E</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND GND		2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
К	4 0E	NC	NC	NC	NC	3 0E

(1) NC - No internal connection

78.



GQL OR ZQL PACKAGE

(TOP VIEW) 1 2 3 4 5 6 () () () () () () ()

000000

000000

000000

000000

000000

()()

()()

()()

OO

A B

С

D

Е

F

G

н

J

Κ

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	· K	21	2	3	4	5	6
3	A	1Y1	NC	1 <mark>0E</mark>	2 <mark>0E</mark>	NC	1A1
	В	1Y3	1Y2	NC	NC	1A2	1A3
	С	2Y1	1Y4	V _{CC}	V _{CC}	1A4	2A1
	D	2Y3	2Y2	GND	GND	2A2	2A3
	Е	3Y1	2Y4	GND	GND	2A4	3A1
	F	3Y3	3Y2	GND	GND	3A2	3A3
	G	4Y1	3Y4	V _{CC}	V _{CC}	3A4	4A1
	н	4Y3	4Y2	NC	NC	4A2	4A3
	J	4Y4	NC	4 <mark>0E</mark>	3 <mark>0E</mark>	NC	4A4


(1) NC - No internal connection



SCBS142T-MAY 1992-REVISED NOVEMBER 2006

FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z



LOGIC DIAGRAM (POSITIVE LOGIC)

Pin numbers shown are for the DGG, DGV, DL, and WD packages.



SCBS142T-MAY 1992-REVISED NOVEMBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾				
Vo	Voltage range applied to any output in the high-	-impedance or power-off state ⁽²⁾	-0.5	7	V	
Vo	Voltage range applied to any output in the high	state ⁽²⁾	-0.5	V _{CC} + 0.5	V	
	Ourseast into any output in the low state	SN54LVTH16244A		96	V	
I _O	Current into any output in the low state	SN74LVTH16244A		128	V	
	\mathbf{O}_{i}	SN54LVTH16244A		48	V	
l _o (Current into any output in the high state ⁽³⁾	SN74LVTH16244A		64	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
		DGG package		70		
		DGV package		58		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W	
		GQL/ZQL package		42		
		GRD/ZRD package		36		
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The current flows only when the output is in the high state and $V_O > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVTH	16244A	SN74LVTH	16244A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-25		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



over recommended operating free-air temperature range (unless otherwise noted)

	METER	TEOT 00	SN54LVTH16244A			SN74	_VTH16244	1A			
PARAMETER		TEST CO	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT		
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OL} = -100 μA	V _{CC} – 0.2			$V_{CC} - 0.2$				
		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4				
V _{OH}			I _{OH} = -24 mA	2						V	
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2				
		V 07V	I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
			I _{OL} = 16 mA			0.4			0.4	V	
V _{OL}		N 2.V	I _{OL} = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			50			10		
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1	μA	
	Data		$V_{I} = V_{CC}$		-ðc	1	~		1	•	
inputs		V _{CC} = 3.6 V	$V_{I} = 0$		272	-5			-5		
off		V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	- 35		M .			±100	μA	
		<u>)</u>	V _I = 0.8 V	75	00		75				
	Data	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA	
l (hold)	inputs	$V_{\rm CC} = 3.6 \ V^{(2)},$	V _I = 0 to 3.6 V					500 - 750			
оzн		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μA	
OZL		$V_{\rm CC} = 3.6 \ V,$	V _O = 0.5 V			-5			-5	μA	
OZPU		$V_{CC} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100 ⁽³⁾			±100	μΑ	
I _{OZPD}		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = OE = \text{don't care}$	0.5 V to 3 V,			±100 ⁽³⁾			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
сс		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
$\Delta I_{CC}^{(4)}$		V_{CC} = 3 V to 3.6 V, Or Other inputs at V _{CC} or	ne input at V _{CC} – 0.6 V, GND			0.2			0.2	mA	
Ci		$V_I = 3 V \text{ or } 0 V$			4			4		pF	
Co		$V_0 = 3 V \text{ or } 0 V$			9			9		pF	

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) On products compliant to MIL-PRF-38535, this parameter does not apply.
(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.





SCBS142T-MAY 1992-REVISED NOVEMBER 2006

Switching Characteristics

over recommended operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				54LVTH	16244A			SN74L	VTH162	244A		
PARAMETER	FROM (INPUT)	-			$ \begin{array}{c c} V_{CC} = 3.3 \ V \\ \pm \ 0.3 \ V \end{array} \hspace{0.5cm} V_{CC} = 2.7 \ V \\ \end{array} $		V _{CC} = 3.3 V ± 0.3 V			V_{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}		Y	1.1	4.4		4.6	1.2	2.3	3.2		3.7	20
t _{PHL}	А	ř	1.1	1.1 3.6 3.9 1.2	2	3.2		3.7	ns			
t _{PZH}	OE	Y	1.1	4.6		5.4	1.2	2.6	4		5	ns
t _{PZL}	ÜE	I	1.1	5.4		6.2	1.2	2.7	4		5	115
t _{PHZ}	OE	Y	1.6	5.7		6.2	2.2	3.3	4.5		5	ns
t _{PLZ}	ÜE	I	1.2	5		4.7	2	3.1	4.2		4.4	115
t _{sk(LH)}									0.5			20
t _{sk(HL)}									0.5			ns

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.









NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾		Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9668501QXA	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9668501VXA	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type
74LVTH16244ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH16244ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH16244ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH16244ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16244AGQLR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVTH16244AGRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVTH16244AZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVTH16244AZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SNJ54LVTH16244AWD	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and



PACKAGE OPTION ADDENDUM

6-Dec-2006

package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).


WD (R-GDFP-F**)

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO -146AA GDFP1-F56 and JEDEC MO -146AB



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

B. This drawing is subject to change without notice.


C. Falls within JEDEC MO-225 variation BA.

D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



Β. This drawing is subject to change without notice.


 \bigcirc Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



B. This drawing is subject to change without notice.


 \sim Falls within JEDEC MO-205 variation DD.


D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

Β. This drawing is subject to change without notice.

C. Falls within JEDEC MO-225 variation BA.


D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Products

		rependanente	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless