

March 1990 Revised September 2000

# 74ACTQ821

# Quiet Series™ 10-Bit D-Type Flip-Flop with 3-STATE Outputs

# **General Description**

The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes Fairchild's Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

#### **Features**


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Non-inverting 3-STATE outputs for bus interfacing
- 4 kV minimum ESD immunity
- Outputs source/sink 24 mA


# **Ordering Code:**

		A TOL
Order Number	Package Number	Package Description
74ACTQ821SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ821SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering cod

# **Logic Symbols**





# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>9</sub>	Data Inputs
	Data Outputs
O <sub>0</sub> -O <sub>9</sub>	Output Enable Input
CP	Clock Input

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.

# **Functional Description**

The ACTQ821 consists of ten-bit D-type edge-triggered flip-flops. The buffered Clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{\text{OE}}$  LOW the contents of the flip-flops are available at the outputs. When  $\overline{\text{OE}}$  is HIGH the outputs go to the high impedance state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops.


The ACTQ821 is functionally and pin compatible with the AM29821.

#### **Function Table**

ı	nputs		Internal	Outputs	Function	
OE	СР	D	Q	0	Function	
Н	~	L	L	Z	High Z	
Н	~	Н	Н	Z	High Z	
L	/	L	L	L	Load	
L		Н	Н	Н	Load	

H = HIGH Voltage Level L = LOW Voltage Level

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) - 0.5V to + 7.0V

DC Input Diode Current  $(I_{IK})$ 

 $\begin{array}{ccc} V_{I} = - \ 0.5 V & - \ 20 \ \text{mA} \\ V_{I} = V_{CC} + 0.5 V & + \ 20 \ \text{mA} \\ \text{DC Input Voltage (V_{I})} & - \ 0.5 V \ \text{to } V_{CC} + 0.5 V \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

$$\begin{split} \text{V}_{\text{O}} &= -\,0.5\text{V} & -\,20\text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5\text{V} & +\,20\text{ mA} \\ \text{DC Output Voltage (V}_{\text{O}}) & -\,0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \end{split}$$

DC Output Source

or Sink Current (I $_{
m O}$ )  $\pm$  50 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm$  50 mA

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

DC Latch-Up Source

or Sink Current  $\pm$  300 mA

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

# Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) 4.5V to 5.5V Input Voltage ( $V_I$ ) 0V to  $V_{CC}$ Output Voltage ( $V_O$ ) 0V to  $V_{CC}$ Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ 

Operating Temperature ( $T_A$ ) -40Minimum Input Edge Rate  $\Delta V/\Delta t$ 

Minimum Input Edge Rate  $\Delta V/\Delta t$  125 mV/ns

V<sub>IN</sub> from 0.8V to 2.0V V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Parameter	v <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to} + 85^{\circ}C$	Units	Conditions	
i didilicioi	(V)	Typ Gua		uaranteed Limits	011110		
Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V	
Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
Input Voltage	5.5	1.5	8.0	0.8	v	or V <sub>CC</sub> – 0.1V	
Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = – 50 μA	
Output Voltage	5.5	5.49	5.4	5.4	v		
						$V_{IN} = V_{IL}$ or $V_{IH}$	
	4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
	5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
Output Voltage	5.5	0.001	0.1	0.1	V	1007 = 30 μΑ	
						$V_{IN} = V_{IL}$ or $V_{IH}$	
	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
	5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
Maximum Input	5.5		+0.1	+1.0	Δ	$V_I = V_{CC}$	
Leakage Current	5.5		±0.1	±1.0	μΑ	GND	
Maximum 3-STATE	5.5		+0.5	+5.0	μΑ	$V_I = V_{IL}, V_{IH}$	
Leakage Current	0.0		±0.0	±0.0		$V_O = V_{CC}$ , GND	
Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
Maximum Quiescent	5.5		8.0	80.0	Δ	$V_{IN} = V_{CC}$	
Supply Current	0.0		0.0	00.0	μΑ	or GND	
Quiet Output	5.0	1 1	1.5		V	Figure 1, Figure 2	
Maximum Dynamic V <sub>OL</sub>	3.0	1.1	1.5		V	(Note 4)(Note 5)	
Quiet Output	5.0	-06	- 1.2		V	Figure 1, Figure 2	
Minimum Dynamic V <sub>OL</sub>	3.0	- 0.0			v	(Note 4)(Note 5)	
Minimum HIGH Level	5.0	1.9	2.2		V	(Note 4)(Note 6)	
Dynamic Input Voltage	3.0					(Note 4)(Note 6)	
Maximum LOW Level	5.0	1.2	0.8		٧	(Alata 4)(Alata 6)	
Dynamic Input Voltage	5.0					(Note 4)(Note 6)	
	Input Voltage  Maximum LOW Level Input Voltage  Minimum HIGH Level Output Voltage  Maximum LOW Level Output Voltage  Maximum Input Leakage Current  Maximum 3-STATE Leakage Current  Maximum Icc/Input Minimum Dynamic Output Current (Note 3)  Maximum Quiescent Supply Current Quiet Output Maximum Dynamic VoL Quiet Output Minimum Dynamic VoL Minimum Dynamic VoL Minimum HIGH Level Dynamic Input Voltage  Maximum LOW Level	Minimum HIGH Level   4.5     Input Voltage   5.5     Maximum LOW Level   4.5     Input Voltage   5.5     Maximum HIGH Level   4.5     Output Voltage   5.5     Minimum HIGH Level   4.5     Output Voltage   5.5     Maximum LOW Level   4.5     Output Voltage   5.5     Maximum LOW Level   4.5     Output Voltage   5.5     Maximum Input   5.5     Leakage Current   5.5     Maximum 3-STATE   5.5     Leakage Current   5.5     Maximum I <sub>CC</sub> /Input   5.5     Minimum Dynamic   5.5     Output Current (Note 3)   5.5     Maximum Quiescent   5.5     Supply Current   5.0     Quiet Output   5.0     Minimum Dynamic V <sub>OL</sub>   5.0     Minimum Dynamic I <sub>D</sub>   5.0     Minimum HIGH Level   5.0     Maximum LOW Level   5.0     Maximum LOW Level   5.0	Minimum HIGH Level   4.5   1	Minimum HIGH Level   4.5   1.5   2.0     Input Voltage   5.5   1.5   2.0     Maximum LOW Level   4.5   1.5   0.8     Input Voltage   5.5   1.5   0.8     Minimum HIGH Level   4.5   1.5   0.8     Minimum HIGH Level   4.5   4.49   4.4     Output Voltage   5.5   5.49   5.4      Maximum LOW Level   4.5   0.001   0.1     Output Voltage   5.5   0.001   0.1     Output Voltage   5.5   0.001   0.1     Auximum Input   4.5   0.36     5.5   0.36   0.36     Maximum Input   5.5   0.36     Maximum 3-STATE   5.5   ±0.1     Leakage Current   5.5   ±0.5     Maximum I <sub>CC</sub> /Input   5.5   0.6     Minimum Dynamic   5.5   0.6     Minimum Dynamic   5.5   0.6     Output Current (Note 3)   5.5     Maximum Quiescent   5.5   8.0     Guiet Output   5.0   1.1   1.5     Quiet Output   Maximum Dynamic V <sub>OL</sub>   0.8     Minimum HIGH Level   5.0   1.9   2.2     Minimum LOW Level   5.0   1.2   0.8     Maximum LOW Level   5.0   1.2   0.8	Name	Note	

3

# DC Electrical Characteristics (Continued)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

 $\textbf{Note 6:} \ \text{Maximum number of data inputs (n) switching. (n-1) inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), \\$ 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

#### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	120			110		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	5.0	3.0	6.5	9.5	2.5	10.5	ns
t <sub>PZH</sub>	Output Enable Time  OE to On	5.0	3.0	7.5	10.5	2.5	11.5	ns
t <sub>PHZ</sub>	Output Disable Time  OE to On	5.0	1.0	6.5	8.5	1.0	9.0	ns
t <sub>OSLH</sub>	Output to Output Skew CP to O <sub>n</sub> (Note 8)	5.0		0.5	1.0	10	1.0	ns

Note 7: Voltage Range 5.0 is 5.0V ± 0.5V

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tosh) or LOW-to-HIGH (tosh). Parameter guaranteed by design. Not tested.

# **AC Operating Requirements**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 9)	Тур	G	uaranteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0		3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW Dn to CP	5.0		1.5	1.5	ns
t <sub>H</sub>	CP Pulse Width HIGH or LOW	5.0		4.5	5.5	ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	55.0	pF	V <sub>CC</sub> = 5.0V

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 10:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 11: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_r = 3$  ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

#### $V_{OLP}/V_{OLV}$ and $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### $V_{\text{ILD}}$ and $V_{\text{IHD}}\!:$

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level V<sub>IH</sub> until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com