
INTEGRATED CIRCUITS



Product specification Supersedes data of 1993 Jun 21 IC23 Data Handbook

1998 Jan 16



74ABT863

FEATURES

- Provides high performance bus interface buffering for wide data/address paths or buses carrying parity
- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200 V per Machine Model

- Power-up 3-State
- Live insertion/extraction permitted
- Inputs are disabled during 3-State mode

DESCRIPTION

The 74ABT863 bus transceiver provides high performance bus interface buffering for wide data/address paths of buses carrying parity.

The 74ABT863 9-bit bus transceiver has NOR-ed transmit and receive output enables for maximum control flexibility.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	C _L = 50pF; V _{CC} = 5V	3.3	ns
C _{IN}	Input capacitance	V _I = 0V or V _{CC}	4	pF
C _{I/O}	I/O capacitance	Outputs disabled; $V_0 = 0V$ or V_{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5V$	110	μA
	FORMATION	·co		

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic DIP	-40°C to +85°C	74ABT863 N	74ABT863 N	SOT222-1
24-Pin plastic SO	-40°C to +85°C	74ABT863 D	74ABT863 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT863 DB	74ABT863 DB	SOT340-1
24-Pin Plastic TSSOP Type I	–40°C to +85°C	74ABT863 PW	74ABT863PW DH	SOT355-1

PIN CONFIGURATION



PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION					
14, 13	OEAB0, OEAB1	Output enable inputs (active-Low)					
2, 3, 4, 5, 6, 7, 8, 9, 10	A0-A8	Data inputs/outputs (A side)					
23, 22, 21, 20, 19, 18, 17, 16, 15	B0-B8	Data inputs/outputs (B side)					
1, 11	OEBA0, OEBA1	Output enable inputs (active-Low)					
12	GND	Ground (0V)					
24	V _{CC}	Positive supply voltage					

Product specification

9-bit bus transceiver (3-State)

74ABT863

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V ₁ < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{ОК}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ABT863

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level Input voltage		0.8	V
I _{ОН}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

			S 20	-	2	LIMITS			
SYMBOL	PARAMETER		PARAMETER TEST CONDITIONS		_{mb} = +25	j∘C	T _{amb} = -40°C to +85°C		UNIT
			CO.	Min	Тур	Max	Min	Max	1
V _{IK}	Input clamp vol	Itage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
			$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	3.2		2.5		V
V _{OH}	High-level outp	ut voltage	$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	3.7		3.0		V
			$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.3		2.0		V
V _{OL}	Low-level output	ut voltage	V_{CC} = 4.5V; I _{OL} = 64mA; V _I = V _{IL} or V _{IH}		0.42	0.55		0.55	V
l	Input leakage	Control pins	$V_{CC} = 5.5 V; V_{I} = GND \text{ or } 5.5 V$		±0.01	±1.0		±1.0	μΑ
	current	Data pins	$V_{CC} = 5.5V; V_1 = GND \text{ or } 5.5V$		±5	±100		±100	μΑ
I _{OFF}	Power-off leaka	age current	V_{CC} = 0.0V; V_{O} or $V_{I} \leq 4.5V$		±5.0	±100		±100	μΑ
I _{PU/PD}	Power-up/dowr output current ³		V_{CC} = 2.0V; V_O = 0.5V; V_I = GND or V_{CC} ; = V_{OE} = Don't care		±5.0	±50		±50	μA
I _{IH} + I _{OZH}	3-State output	High current	V_{CC} = 5.5V; V_{O} = 2.7V; V_{I} = V_{IL} or V_{IH}		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output	Low current	V_{CC} = 5.5V; V_{O} = 0.5V; V_{I} = V_{IL} or V_{IH}		-5.0	-50		-50	μΑ
I _{CEX}	Output high lea	akage current	V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND or V_{CC}		5.0	50		50	μΑ
Ι _Ο	Output current	1	$V_{CC} = 5.5 V; V_{O} = 2.5 V$	-50	-63	-180	-50	-180	mA
I _{CCH}			V_{CC} = 5.5V; Outputs High, V_{I} = GND or V_{CC}		110	250		250	μΑ
I _{CCL}	Quiescent supp	oly current	V_{CC} = 5.5V; Outputs Low, V_I = GND or V_{CC}		25	38		38	mA
I _{CCZ}	1		V_{CC} = 5.5V; Outputs 3–State; V _I = GND or V _{CC}		110	250		250	μA
			Outputs enabled, one input at 3.4V, other inputs at V _{CC} or GND; $V_{CC} = 5.5V$		0.5	1.5		1.5	mA
ΔI_{CC}	Additional supply current per input pin ²		Outputs 3-State, one data input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5V$		110	250		250	μA
			Outputs 3-State, one enable input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5V$		0.5	1.5		1.5	mA

NOTES:

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
This is the increase in supply current for each input at 3.4V.
This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V ± 10%, a transition time of up to 100µsec is permitted.

74ABT863


AC CHARACTERISTICS

GND = 0V, $t_R = t_F$ = 2.5ns, C_L = 50pF, R_L = 500 Ω


					LIMITS	-		
SYMBOL	SYMBOL PARAMETER		ŗ	∫ _{amb} = +25° V _{CC} = +5.0∖	С /	+8	= -40 to 5°C .0V ±0.5V	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay A0–7 to B0–7 or Bn to An A8 to B8 An to Bn or Bn to An	1	1.3 1.3 1.2	3.3 4.5 2.8	4.8 5.9 4.6	1.3 2.5 1.2	5.3 6.3 5.2	ns
t _{PZH}	Output enable time OEBAn to An or OEABn to B0–7 OEABn to B8 OEBAn to An or OEABn to Bn	2 3	1.3 1.3 2.2	4.3 4.9 5.2	5.5 6.4 6.3	1.3 2.4 2.2	6.5 7.5 7.3	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	2 3	3.0 2.5	5.0 4.8	6. 3 6.3	3.0 2.5	7.1 6.8	ns

AC WAVEFORMS


 V_{M} = 1.5V, V_{IN} = GND to 3.0V



Waveform 1. Propagation Delay for Data to Outputs




Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level




Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level

74ABT863

TEST CIRCUIT AND WAVEFORM





DIP24: plastic dual in-line package; 24 leads (300 mil)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	с	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT222-1		MS-001AF			95-03-11

Product specification


74ABT863

74ABT863



74ABT863

9-bit bus transceiver (3-State)




1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DAT		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT340-1		MO-150AG			-93-09-08 95-02-04	

74ABT863

9-bit bus transceiver (3-State)



Product specification

9-bit bus transceiver (3-State)

74ABT863

NOTES



74ABT863

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 05-96 9397-750-03477

Let's make things better.

