FAIRCHILD

SEMICONDUCTOR

January 2000 Revised October 2001

74LVT16543 • 74LVTH16543 Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

General Description

The LVT16543 and LVTH16543 16-bit transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Each byte has separate control inputs, which can be shorted together for full 16-bit operation.

The LVTH16543 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16543 and LVTH16543 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features


- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16543)
- Also available without bushold feature (74LVT16543)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16543
- Latch-up conforms to JEDEC JED78
 ESD performance: Human-body model > 2000V
- Machine model > 200V Charged-device model > 1000V

Ordering Code:


Order Number	Package Number	Package Description
74LVT16543MEA (Preliminary)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16543MTD (Preliminary)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16543MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16543MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



'4LVT16543 • 74LVTH16543 Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs



Functional Description

The LVT16543 and LVTH16543 contain two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be LOW in order to enter data from the A Port or take data from the <u>B</u> Port as indicated in the Data I/O Control Table. With CEAB LOW, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB line puts the

A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA. Each byte has separate control inputs, allowing the device to be used as two 8-bit transceivers or as one 16-bit transceiver.


Data I/O Control Table

Inputs			Latch Status	Output	
CEAB _n	LEAB _n	OEAB _n	(Byte n)	Buffers (Byte n)	
Н	Х	Х	Latched	High Z	
Х	н	Х	Latched	—	
L	L	Х	Transparent	—	
Х	Х	Н	—	High Z	
L	Х	L	—	Driving	

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}}_n, \overline{\text{LEBA}}_n$ and $\overline{\text{OEBA}}_n$



74LVT16543 • 74LVTH16543

Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{ОК}	DC Output Diode Current	-50	V _O < GND	mA
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage		2.7	3.6	V
VI	Input Voltage	- 40	0	5.5	V
I _{OH}	HIGH-Level Output Current	A AL AT		-32	mA
I _{OL}	LOW-Level Output Current	40 1		64	1114
T _A	Free-Air Operating Temperature	12	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	-0-	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I_O Absolute Maximum Rating must be observed.

Querral al	Demonster		V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		ll a lt a	O an dition o
Symbol	Paramete	Parameter		Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7–3.6	2.0		v	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7–3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7–3.6	$V_{CC} - 0.2$		V	I _{OH} = -100 μA
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$
			3.0	2.0		V	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage		2.7		0.2	V	$I_{OL} = 100 \ \mu A$
			2.7		0.5	V	$I_{OL} = 24 \text{ mA}$
			3.0		0.4	V	$I_{OL} = 16 \text{ mA}$
					0.5	V	I _{OL} = 32 mA
			3.0		0.55	V	$I_{OL} = 64 \text{ mA}$
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		μΑ	$V_I = 0.8V$
(Note 3)			0.0	-75		μΑ	$V_{I} = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500		μA	(Note 4)
(Note 3)			0.0	-500		μΑ 🧹	(Note 5)
l _l	Input Current		3.6		10	μA	$V_{l} = 5.5V$
		Control Pins	3.6		±1	μA	$V_1 = 0V$ or V_{CC}
		Data Pins	3.6		-5	μΑ 🧹	$V_{I} = 0V$
				80	1	μΑ	$V_{I} = V_{CC}$
I _{OFF}	Power Off Leakage Curren	t	0	122	±100	μA	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power Up/Down 3-STATE		0-1.5V		±100	μA	$V_{O} = 0.5V$ to 3.0V
	Output Current	-					$V_I = GND \text{ or } V_{CC}$
I _{OZL} (Note 3)	3-STATE Output Leakage (3.6		-5	μA	V _O = 0.0V
I _{OZL}	3-STATE Output Leakage		3.6		-5	μΑ	V _O = 0.5V
	3-STATE Output Leakage		3.6	-	5	μA	V _O = 3.6V
I _{OZH}	3-STATE Output Leakage		3.6		5	μA	V _O = 3.0V
I _{OZH} +	3-STATE Output Leakage Current		3.6		10	μA	$V_{CC} < V_0 \le 5.5V$
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH
CCL	Power Supply Current		3.6		5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_0 \le 5.5V$,
							Outputs Disabled
ΔI_{CC}	Increase in Power Supply (Current	3.6		0.2	mA	One Input at V _{CC} – 0.6V
	(Note 6)				• · · =		Other Inputs at V _{CC} or GNE

Note 3: Applies to bushold versions only (74LVTH16543)

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 7)

Symbol	Parameter	Vcc	T _A = 25°C			Units	Conditions	
	Falanetei	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V_{OL}	3.3		0.8		V	(Note 8)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested.


Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

74LVT16543 • 74LVTH16543

	_			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF, } R_L = 500 \Omega$			
Symbol		Parameter	$V_{CC} = 3.3 \pm 0.3 V$ $V_{CC} =$			Units	
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay		1.2	4.2	1.2	4.5	ns
t _{PHL}	Data to Outputs		1.2	4.4	1.2	4.9	115
t _{PLH}	Propagation Delay		1.3	4.7	1.3	5.5	ns
t _{PHL}	LE to A or B		1.3	5.1	1.3	5.8	113
t _{PZH}	Output Enable Time		1.3	4.7	1.3	5.4	ns
t _{PZL}	OE to A or B		1.3	5.1	1.3	6.1	113
t _{PHZ}	Output Disable Time	2.0 5.5 2.0 5.7					ns
t _{PLZ}	OE to A or B	2.0	4.9	2.0	4.9	110	
t _{PZH}	Output Enable Time			4.6	1.3	5.6	ns
t _{PZL}	CE to A or B	1.3	5.0	1.3	6.1	110	
t _{PHZ}	Output Disable Time			5.5	2.0	5.8	ns
t _{PLZ}	CE to A or B	2.0	4.9	2.0	4.9	113	
t _W	Pulse Duration	LE LOW	3.3	3	3.3		ns
t _S	Setup Time	A or B before LE, Data HIGH	0.5	4.4	0.5		
		A or B before LE, Data LOW	0.8		1.3		
		A or B before CE, Data HIGH	0.5		0.0		ns
		A or B before CE, Data LOW	0.6	201	1.1		
t _H	Hold Time	A or B after LE, Data HIGH	1.5		0.7		
		A or B after LE, Data LOW	1.2		1.3		ns
		A or B after CE, Data HIGH	1.7		0.9		115
		A or B after CE, Data LOW	1.6		1.8		
t _{OSLH}	Output to Output Skew (No	ote 9)		1.0		1.0	ns
t _{OSHL}				1.0		1.0	115

Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units				
C _{IN}	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	4	pF				
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0$ V, $V_{O} = 0$ V or V_{CC}	8	pF				
Note 10: Capa	Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.							



74LVT16543 • 74LVTH16543 Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

