INTEGRATED CIRCUITS

DATA SHEET



74F1245Octal transceiver (3-State)

Product specification IC15 Data Handbook

1995 Mar 01

Philips Semiconductors





Octal transceiver (3-State)

74F1245

FEATURES

- Same function and pinout as 74F245
- High impedance NPN base inputs for reduced loading (70μA in Low and High states)
- Useful in applications where light loading bus loading or direct interface with output of a MOS microprocessor is desired
- Octal bidirectional bus interface
- Glitch free during 3-State power up and power down
- 3-State buffer outputs sink 64mA and source 15mA

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F1245	5.0ns	115mA

DESCRIPTION

The 74F1245 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both transmit and receive directions. The B port outputs are capable of sinking 64mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features an Output Enable (\overline{OE}) input for easy cascading and Transmit/Receive (T/R) input for direction control. The 3-State outputs, B0–B7, have been designed to prevent output bus loading if the power is removed from the device.

ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V ±10%, T_{amb} = 0°C to +70°C	DRAWING NUMBER		
20-Pin Plastic DIP	N74F1245N	SOT146-1		
20-Pin Plastic SOL	N74F1245D	SOT163-1		

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0-A7, B0-B7	A and B port inputs	3.5/0.117	70μΑ/70μΑ
ŌĒ	Output Enable input (active Low)	2.0/0.033	40μΑ/20μΑ
T/R	Transmit/Receive input	2.0/0.033	40μΑ/20μΑ
A0-A7	A port outputs	150/40	3.0mA/24mA
B0-B7	B port outputs	750/106.7	15mA/64mA

NOTE: One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL



Octal transceiver (3-State)

74F1245

LOGIC SYMBOL (IEEE/IEC)




FUNCTION TABLE

INP	UTS	INPUTS/OUTPUTS			
ŌĒ	T/R	An	Bn		
L	L	A = B	INPUTS		
L	Н	INPUTS	B = A		
Н	Х	z	z		

- H = High voltage level L = Low voltage level

- X = Don't care Z = High impedance "off" state

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
I _{IN}	Input current		−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	V	
	Current applied to output in Lour output state	A0–A7	48	mA
IOUT	Current applied to output in Low output state	B0-B7	128	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C	
T _{stg}	Storage temperature range		-65 to +150	°C

1995 Mar 01 3

Octal transceiver (3-State)

74F1245

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED	PARAMETER					
STWIBOL	PARAMETER	MIN	NOM	MAX	UNIT		
V _{CC}	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage		2.0			V	
V _{IL}	Low-level input voltage			0.8	V		
I _{IK}	Input clamp current			-18	mA		
	High level output ourrent	A0-A7			-3	mA	
IOH	High-level output current	B0-B7			-15	mA	
	I am land autout amant	A0-A7			24	mA	
I _{OL}	Low-level output current	B0-B7			64	mA	
T _{amb}	Operating free-air temperature range	0		70	°C		

Over recon					Ch		LIMITS		UNIT
SYMBOL	PARAMETE	R	TEST	CONDITIONS	TAG	MIN	TYP NO TAG	MAX	
		A0-A7, B0-B7		I _{OH} = -3mA	±10% V _{CC}	2.4			V
V _{OH}	High-level output voltage	A0-A7, B0-B7	$V_{CC} = MIN,$ $V_{IL} = MAX,$	IOH = -3IIIA	±5% V _{CC}	2.7	3.3		V
VOH	r light-level output voltage	B0-B7	$V_{IH} = MIN$	I _{OH} = -15mA	±10% V _{CC}	2.0			V
		B0-B1		IOH = -13IIIA	±5% V _{CC}	2.0			V
	Low-level output voltage	A0-A7		I _{OL} = 24mA	±10% V _{CC}		0.35	0.50	V
V _{OL} Lo		AU-AI	$V_{CC} = MIN,$ $V_{IL} = MAX,$	10L = 2411A	±5% V _{CC}		0.35	0.50	V
		B0-B7	$V_{IH} = MIN$	$I_{OL} = 48mA$	±10% V _{CC}		0.30	0.55	V
		B0 B1		$I_{OL} = 64mA$	±5% V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I$	= I _{IK}			-0.73	-1.2	V
ı	Input current at maximum	ŌĒ, T/R	$V_{CC} = 0.0V, V_I = 7.0V$					100	μΑ
ł _I	input voltage	A0-A7, B0-B7	$V_{CC} = 0.0V, V$	' _I = 5.5V				100	μΑ
I _{IH}	High-level input current	OE, T/R only	V _{CC} = MAX, V	/ _I = 2.7V				40	μΑ
I _{IL}	Low-level input current	OE, T/R only	V _{CC} = MAX, V	/ _I = 0.5V				-20	μΑ
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied		V _{CC} = MAX, V	$V_{CC} = MAX, V_O = 2.7V$				70	μА
I _{IL} +I _{OZL}	Off-state output current Low-level voltage applied		V _{CC} = MAX, V	/ _O = 0.5V				-70	μА
loo	Short-circuit output	A0-A7	V _{CC} = MAX			-60		-150	mA
los	current ^{NO TAG}	B0-B7	ACC = INIVX			-100		-225	mA
		Іссн					120	155	mA
I _{CC}	Supply current (total)	I _{CCL}	$V_{CC} = MAX$				116	150	mA
		1				110	165	mA	

1995 Mar 01 4

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

^{3.} Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

Octal transceiver (3-State)


74F1245

AC ELECTRICAL CHARACTERISTICS


					LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF, R_{L} = 500\Omega$			V _{CC} = +5. T _{amb} = 0°C C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Bn, Bn to An	Waveform NO TAG	2.0 2.5	4.0 5.0	6.5 7.5	1.5 2.0	7.0 8.0	ns
t _{PZH} t _{PZL}	Output Enable time OE to An or Bn	Waveform NO TAG Waveform NO TAG	3.0 4.0	6.0 7.5	8.0 10.0	2.5 3.5	9.0 11.0	ns
t _{PHZ}	Output Disable time OE to An or Bn	Waveform NO TAG Waveform NO TAG	2.0 4.0	5.0 7.0	8.0 10.0	1.5 4.0	9.0 11.0	ns

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.



Waveform 1. Propagation Delay for Non-Inverting Output



Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 3. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Octal transceiver (3-State)

74F1245

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

R_L = Load resistor;
see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.

Termination resistance should be equal to Z_{OUT} of pulse generators.

36	INP	UT PU	LSE REQU	REMEN	TS	
amily	amplitude	VM	rep. rate	t _w	t _{TLH}	t _{THL}
7 4F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

Input Pulse Definition

SF00128


1995 Mar 01 6

Octal transceiver (3-State)

74F1245

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

DIMENTOR	•														
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION		ISSUE DATE	
SOT146-1			SC603			92-11-17 95-05-24	

Octal transceiver (3-State)

74F1245

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013AC				-95-01-24 97-05-22	

Octal transceiver (3-State)

74F1245

NOTES



Octal transceiver (3-State)

74F1245



DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1995

All rights reserved. Printed in U.S.A.