74ABT544

#### **FEATURES**

- Combines 74ABT245 and 74ABT373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- Output capability: +64mA/–32mA
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17

• ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

#### **DESCRIPTION**

The 74ABT544 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT544 Octal Registered Transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (LEAB, LEBA) and Output Enable (OEAB, OEBA) inputs are provided for each register to permit independent control of data transfer in either direction. The outputs are guaranteed to sink 64mA.

#### **FUNCTIONAL DESCRIPTION**


The 'ABT544 contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable (EAB) input and the A-to-B Latch Enable (LEAB) input are Low the A-to-B path is transparent. A subsequent Low-to-High transition of the **LEAB** signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With EAB and OEAB both Low, the 3-State B output buffers are active and invert the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.


#### ORDERING INFORMATION

ORDERING INFORMATION	either direction. The outputs are guaranteed to sink 64mA.						
PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER				
24-pin plastic DIP	-40°C to +85°C	74ABT544N	0410D				
24-pin plastic SOL	-40°C to +85°C	74ABT544D	0173D				
24-pin plastic SSOP Type II	-40°C to +85°C	74ABT544DB	1641A				


### **PIN CONFIGURATION**



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



74ABT544

### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION			
14, 1	LEAB / LEBA	A to B / B to A Latch Enable input (active-Low)			
11, 23	EAB / EBA	A to B / B to A Enable input (active-Low)			
13, 2	OEAB / OEBA	A to B / B to A Output Enable input (active-Low)			
3, 4, 5, 6, 7, 8, 9, 10	$\overline{A}0 - \overline{A}7$	Port A, 3-State outputs			
22, 21, 20, 19, 18, 17, 16, 15	<u>B</u> 0 − <u>B</u> 7	Port B, 3-State outputs			
12	GND	Ground (0V)			
24	V <sub>CC</sub>	Positive supply voltage			


### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	PARAMETER CONDITIONS $T_{amb} = 25^{\circ}C$ ; GND = 0V		UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An to Bn or Bn to An	$C_L = 50pF; V_{CC} = 5V$	3.9	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0V$ or $V_{CC}$	4	pF
C <sub>I/O</sub>	I/O capacitance	Outputs disabled; V <sub>O</sub> = 0V or V <sub>CC</sub>	7	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled; V <sub>CC</sub> = 5.5V	110	μΑ

June 1, 1993 2

74ABT544

### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

0.10110	ONO HON TABLE							
	INF	INPUTS OUTPUTS			STATUS			
OEXX	EXX	LEXX	An or Bn	An or Bn				
Н	Х	Х	Х	Z	Disabled			
Х	Н	Х	Х	Z	Disabled			
L L	<b>↑</b>	L L	h I	Z Z	Disabled + Latch			
L L	L L	<b>↑</b>	h I	L H	Latch + Display			
L L	L L	L L	H L	L H	Transparent			
L	L	Н	Х	NC	Hold			

High voltage level

 High voltage level one set-up time prior to the Low-to-High clock transition
 Low voltage level h

Low voltage level one set-up time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High

= Low-to-High clock transition

NC= No change Z = High impedance or "off" state

74ABT544

## **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-18	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
lok	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	output in Off or High state	-0.5 to +5.5	V
lout	DC output current	output in Low state	128	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

#### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

  The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
- temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
		Min	Max	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

74ABT544

#### DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	BOL PARAMETER		TEST CONDITIONS	T <sub>amb</sub> = +25°C				: –40°C 85°C	UNIT
				Min	Тур	Max	Min	Max	
V <sub>IK</sub>	Input clamp vol	tage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
			$V_{CC} = 4.5V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	2.5	3.2		2.5		V
V <sub>OH</sub>	High-level outp	ut voltage	$V_{CC} = 5.0V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	3.0	3.7		3.0		V
			$V_{CC} = 4.5V$ ; $I_{OH} = -32mA$ ; $V_I = V_{IL}$ or $V_{IH}$	2.0	2.3		2.0		V
V <sub>OL</sub>	Low-level outpo	ut voltage	$V_{CC}$ = 4.5V; $I_{OL}$ = 64mA; $V_{I}$ = $V_{IL}$ or $V_{IH}$		0.42	0.55		0.55	V
V <sub>RST</sub>	Power-up outpout voltage <sup>3</sup>	ut low	$V_{CC}$ = 5.5V; $I_O$ = 1mA; $V_I$ = GND or $V_{CC}$		0.13	0.55		0.55	V
l <sub>l</sub>	Input leakage	Control pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$	4	±0.01	±1.0		±1.0	μΑ
	current	Data pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$	1/4	±5	±100		±100	μΑ
I <sub>OFF</sub>	Power-off leaka	age current	$V_{CC} = 0.0V; V_{I} \text{ or } V_{O} \le 4.5V$	C	±5.0	±100		±100	μΑ
I <sub>PU/PD</sub>	Power-up/dowr output current <sup>4</sup>	n 3-State	$V_{\underline{CC}}$ = 2.1V; $V_{O}$ = 0.5V; $V_{I}$ = GND or $V_{CC}$ ; $V_{OE}$ = Don't care		±5.0	±50		±50	μА
I <sub>IH</sub> + I <sub>OZH</sub>	3-State output	High current	$V_{CC}$ = 5.5V; $V_O$ = 2.7V; $V_I$ = $V_{IL}$ or $V_{IH}$		5.0	50		50	μΑ
I <sub>IL</sub> + I <sub>OZL</sub>	3-State output	Low current	$V_{CC} = 5.5V$ ; $V_O = 0.5V$ ; $V_I = V_{IL}$ or $V_{IH}$		-5.0	-50		-50	μΑ
I <sub>CEX</sub>	Output high lea	kage current	$V_{CC} = 5.5V$ ; $V_O = 5.5V$ ; $V_I = GND$ or $V_{CC}$		5.0	50		50	μΑ
Ι <sub>Ο</sub>	Output current <sup>1</sup>		$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-65	-180	-50	-180	mA
I <sub>CCH</sub>			$V_{CC} = 5.5V$ ; Outputs High, $V_{I} = GND$ or $V_{CC}$		110	250		250	μΑ
I <sub>CCL</sub>	Quiescent supp	oly current	$V_{CC}$ = 5.5V; Outputs Low, $V_I$ = GND or $V_{CC}$		20	30		30	mA
I <sub>CCZ</sub>			$V_{CC}$ = 5.5V; Outputs 3–State; $V_{I}$ = GND or $V_{CC}$		110	250		250	μΑ
Δl <sub>CC</sub>	Additional suppinput pin <sup>2</sup>	oly current per	$V_{CC}$ = 5.5V; one input at 3.4V, other inputs at $V_{CC}$ or GND; $V_{CC}$ = 5.5V		0.3	1.5		1.5	mA

#### NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
   This is the increase in supply current for each input at 3.4V.
   For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
   This parameter is valid for any V<sub>CC</sub> between 0V and 2.1V, with a transition of 10msec. From V<sub>CC</sub> = 2.1V to V<sub>CC</sub> = 5V ± 10%, a transition time of up to 100µsec is permitted.

74ABT544

### **AC CHARACTERISTICS**

 $\mbox{GND} = \mbox{OV}, \, t_R = t_F = 2.5 \mbox{ns}, \, C_L = 50 \mbox{pF}, \, R_L = 500 \Omega$ 

			LIMITS					
SYMBOL PARAMETER		WAVEFORM	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V			T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +5.0V ±0.5V		UNIT
			Min	Тур	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An to Bn, Bn to An	2	1.1 1.4	3.6 3.9	5.1 5.4	1.1 1.4	6.1 6.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LEBA to An, LEAB to Bn	1, 2	1.6 2.1	4.1 4.6	5.6 6.1	1.6 2.1	6.6 7.1	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time OEBA to An, OEAB to Bn	4 5	1.4 2.5	3.9 5.0	5.4 6.5	1.4 2.5	6.4 7.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time OEBA to An, OEAB to Bn	4 5	2.5 1.0	5.9 5.5	7.4 7.0	3.4 3.0	8.4 8.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time EBA to An, EAB to Bn	4 5	1.4 2.5	3.9 5.0	5.4 6.5	1.4 2.5	6.4 7.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time EBA to An, EAB to Bn	4 5	2.5 1.0	5. <b>9</b> 5. <b>5</b>	7.4 7.0	3.4 3.0	8.4 8.0	ns

### **AC SETUP REQUIREMENTS**

 $\mbox{GND} = \mbox{OV}, \, \mbox{t}_{\mbox{R}} = \mbox{t}_{\mbox{F}} = 2.5 \mbox{ns}, \, \mbox{C}_{\mbox{L}} = 50 \mbox{pF}, \, \mbox{R}_{\mbox{L}} = 500 \Omega$ 


			C			
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +5.0V ±0.5V	UNIT
			Min	Тур	Min	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time An to LEAB, Bn to LEBA	3	3.0 3.0	1.5 0.6	3.0 3.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time An to LEAB, Bn to LEBA	3	0.5 0.5	-0.3 -1.3	0.5 0.5	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time An to EAB, Bn to EBA	3	3.0 3.0	1.5 0.6	3.0 3.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time An to EAB, Bn to EBA	3	0.5 0.5	-0.2 -1.3	0.5 0.5	ns
t <sub>w</sub> (L)	Latch enable pulse width, Low	3	3.5	1.8	3.5	ns

June 1, 1993 6

74ABT544

#### **AC WAVEFORMS**


 $V_M = 1.5V$ ,  $V_{IN} = GND$  to 3.0V



7

## 74ABT544

#### **TEST CIRCUIT AND WAVEFORM**



## **SWITCH POSITION**

TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS							
PAIVIL	Amplitude	Rep. Rate	t <sub>W</sub>	$t_{R}$	t <sub>F</sub>			
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns			

 $V_M = 1.5V$ Input Pulse Definition

June 1, 1993 8