### **INTEGRATED CIRCUITS**

# DATA SHEET



74LVC623A

Octal transceiver with dual enable (3-State)

**Product specification** 

1998 Jul 29





### Octal transceiver with dual enable (3-State)

74LVC623A

#### **FEATURES**

- Wide supply voltage range of 1.2V to 3.6V
- In accordance with JEDEC standard no. 8-1A
- Flow-through pin-out architecture
- CMOS low power consumption
- Inputs accept voltages up to 5.5V
- Direct interface with TTL levels
- Output drive capability 50Ω transmission lines @ 85°C

#### **DESCRIPTION**

The 74LVC623A is a high performance, low-power, low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC623A is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. This octal bus transceiver is designed for asynchronous two-way communication between data buses.

The control function implementation allows maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the levels at the enable inputs (OEAB, OEBA). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual enable function configuration gives this transceiver the capability to store data by simultaneous enabling of OEAB and OEBA. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance OFF-state, both sets of bus lines will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical.

The '623A' is identical to the '620A' but has true (non-inverting) outputs.

#### **QUICK REFERENCE DATA**

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay An to Bn; Bn to An	$C_L = 50 pF$ $V_{CC} = 3.3 V$	3.3	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>I/O</sub>	Input/output capacitance		10	pF
C <sub>PD</sub>	Power dissipation capacitance per latch	Notes 1, 2	32	pF

### NOTES:

$$\begin{split} & \text{P}_D = \text{C}_{PD} \times \text{V}_{CC}^2 \text{x f}_i + \Sigma \left( \text{C}_L \times \text{V}_{CC}^2 \times \text{f}_o \right) \text{where:} \\ & \text{f}_i = \text{input frequency in MHz; C}_L = \text{output load capacity in pF;} \\ & \text{f}_o = \text{output frequency in MHz; V}_{CC} = \text{supply voltage in V;} \end{split}$$

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

### ORDERING AND PACKAGE INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic SO	–40°C to +85°C	74LVC623A D	74LVC623A D	SOT163-1
20-Pin Plastic SSOP Type II	−40°C to +85°C	74LVC623A DB	74LVC623A DB	SOT339-1
20-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVC623A PW	7LVC623APW DH	SOT360-1

<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation (P  $_{D}$  in  $\mu W)$ 

# Octal transceiver with dual enable (3-State)

### 74LVC623A


### **PIN CONFIGURATION**




### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OEAB	Direction control
2, 3, 4, 5, 6, 7, 8, 9	A0 – A7	Data inputs/outputs
10	GND	Ground (0V)
18, 17, 16, 15, 14, 13, 12, 11	B0 – B7	Data inputs/outputs
19	ŌĒBA	Output enable input (active LOW)
20	V <sub>CC</sub>	Positive supply voltage

### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



## Octal transceiver with dual enable (3-State)

74LVC623A

### **FUNCTION TABLE**

INP	UTS	INPUTS/	OUTPUT		
OEAB	OEBA	An	Bn		
L	L	A=B	Inputs		
Н	Н	Inputs	B=A		
L	Н	Z	Z		
Н	L	A=B Inputs	Inputs B=A		

H = High voltage level

= Low voltage level =High impedance

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STWIDOL	TANAMETER	CONDITIONS	MIN	MAX	ONIT
V <sub>CC</sub>	DC supply voltage (for max. speed performance)	- A 75	2.7	3.6	V
V <sub>CC</sub>	DC supply voltage (for low-voltage applications)	3- 34-	1.2	3.6	V
V <sub>I</sub>	DC input voltage range	12 12	0	5.5	V
.,	DC output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V
Vo	DC output voltage range; output 3-State	CO	0	5.5	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0 0	20 10	ns/V

### **ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	<b>-</b> 50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
I <sub>O</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

#### NOTES:

1998 Jul 29

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# Octal transceiver with dual enable (3-State)

74LVC623A

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			L	IMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	UNIT			
			MIN	TYP <sup>1</sup>	MAX		
V	LICH level leput voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V	
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			V	
V	LOW level length veltage	V <sub>CC</sub> = 1.2V			GND	V	
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	ľ	
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12$ mA	V <sub>CC</sub> - 0.5				
.,	LUCI Llevel eviteut veltege	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu\text{A}$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		V	
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = -18\text{mA}$	V <sub>CC</sub> -0.6			ľ	
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> - 0.8			1	
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$			0.40		
V <sub>OL</sub>	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		GND	0.20	V	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 24\text{mA}$			0.55	1	
I <sub>I</sub>	Input leakage current	$V_{CC} = 3.6V$ ; $V_{I} = 5.5V$ or GND		±0.1	±5	μΑ	
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5V$ or GND		0.1	±5	μА	
I <sub>off</sub>	Power off leakage supply	$V_{CC} = 0.0V; V_1 \text{ or } V_O = 5.5V$		0.1	±10	μΑ	
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μА	
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		5	500	μΑ	

#### NOTES:

### **AC CHARACTERISTICS**

GND = 0 V;  $t_r = t_f \le 2.5 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V <sub>C</sub>	<sub>C</sub> = 3.3V ±0	.3V	V <sub>CC</sub> =	2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay An to Bn, Bn to An	Figures 1, 4	1.5	2.3	6	1.5	7	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time OEAB to Bn	Figures 3, 4	1.5	4.6	7.6	1.5	8.6	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time OEAB to Bn	Figures 3, 4	1.5	4.0	6.5	1.5	7.5	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time OEBA to An	Figures 2, 4	1.5	4.4	7.9	1.5	8.9	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time <del>OE</del> BA to An	Figures 2, 4	1.5	3.7	6.5	1.5	7.5	ns

#### NOTE:

<sup>1.</sup> All typical values are at  $V_{CC} = 3.3 \text{V}$  and  $T_{amb} = 25 ^{\circ}\text{C}$ .

<sup>1.</sup> These typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

### Octal transceiver with dual enable (3-State)

### 74LVC623A

#### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \ge 2.7V$   $V_M$  = 0.5V \*  $V_{CC}$  at  $V_{CC} < 2.7V$   $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.  $V_X = V_{OL}$  at 0.3V  $\ge 2.7V$ 

 $V_X = V_{OL} + 0.1 V_{CC}$  at  $V_{CC} < 2.7 V_{CC}$ 

$$\begin{split} V_Y &= V_{OH} - 0.3 \text{V at } V_{CC} \geq 2.7 \text{V} \\ V_Y &= V_{OH} - 0.1 V_{CC} \text{ at } V_{CC} < 2.7 \text{V} \end{split}$$




Figure 1. Input (An, Bn) to output (Bn, An) propagation delays.




Figure 2. 3-State enable and disable times for OEBA input




Figure 3. 3-State enable and disable times for OEAB input

### **TEST CIRCUIT**





Figure 4. Load circuitry for switching times

# Octal transceiver with dual enable (3-State)

# 74LVC623A

### plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	o°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			<del>-92-11-17</del> 95-01-24


1998 Jul 29 7

# Octal transceiver with dual enable (3-State)

74LVC623A

### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT339-1		MO-150AE			<del>-93-09-08</del> 95-02-04

# Octal transceiver with dual enable (3-State)

74LVC623A

### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT360-1		MO-153AC				<del>-93-06-16-</del> 95-02-04	

### Octal transceiver with dual enable (3-State)

74LVC623A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date.  Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04515

Let's make things better.





