
# INTEGRATED CIRCUITS



**Product specification** 

1990 Aug 31

IC15 Data Handbook



## 74F173

#### FEATURES

- Edge-triggered D-type register
- Gated clock enable for hold "do nothing" mode
- 3-state output buffers
- Gated output enable control
- Speed upgrade of N8T10 and current sink upgrade
- Controlled output edges to minimize ground bounces
- 48mA sinking capability

#### DESCRIPTION

The 74F173 is a high speed 4–bit parallel load register with clock enable control, 3–state buffered outputs, and master reset (MR). When the two clock enable ( $\overline{E}0$  and  $\overline{E}1$ ) inputs are low, the data on the D inputs is loaded into the register simultaneously with low–to–high clock (CP) transition. When one or both enable inputs are high one setup time before the low–to–high clock transition, the register retains the previous data.

Data inputs and clock enable inputs are fully edge–triggered and must be stable only one setup time before the low–to–high clock transition.

The master reset (MR) is an active–high asynchronous input. When the MR is high, all four flip–flops are reset (cleared) independently of any other input condition.

The 3-state output buffers are controlled by a 2-input NOR gate. When both output enable ( $\overline{OE0}$  and  $\overline{OE1}$ ) inputs are low, the data in the register is presented at the Q output.

When one or both  $\overline{OE}$  inputs are high, the outputs are forced to a high impedance "off" state.

The 3–state output buffers are completely independent of the register operation; the  $\overline{OE}$  transition does not affect the clock and reset operations.



	TYPE	TYPICAL f <sub>max</sub>		C	TYPICAL SUPPLY CURRENT (TOTAL)
14F175 125W12 25HA	74F173	125MHz	<u> </u>		23mA

#### ORDERING INFORMATION

	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to +70°C	PKG DWG #
16-pin plastic DIP	N74F173N	SOT38-4
16–pin plastic SO	N74F173D	SOT109-1

#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/ LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20µA/0.6mA
CP	Clock input	1.0/1.0	20µA/0.6mA
Ē0, Ē1	Clock enable inputs	1.0/1.0	20µA/0.6mA
MR	Master reset input	1.0/1.0	20µA/0.6mA
<u>OE</u> 0, <u>OE</u> 1	Output enable inputs	1.0/1.0	20µA/0.6mA
Q0 – Q3	Data outputs	750/80	15mA/48mA


Note to input and output loading and fan out table

1. One (1.0) FAST unit load is defined as:  $20\mu$ A in the high state and 0.6mA in the low state.


### 74F173

#### **PIN CONFIGURATION**





#### LOGIC SYMBOL



#### **FUNCTION TABLE**

		INPUTS			OUTPUTS	OUTPUTS
MR	СР	E0	Ē1	Dn	Qn (register)	
Н	Х	Х	Х	Х	L	Reset (clear)
L	↑	I	I	I	L	Parallel load
L	↑	I	I	h	Н	
L	Х	h	Х	Х	qn	Hold (do nothing)
L	X	Х	h	Х	qn	

Notes to function table

H = High-voltage level

h High state one setup time before the low-to-high clock transition =

L = Low-voltage level

L = Low state one setup time before the low-to-high clock transition

qn = Lower case letters indicate the state of the referenced input (or output) on setup time prior to the low-to-high clock transition

. ∕ Don't care =

= Low-to-high clock transition

#### Product specification

# Quad D-type flip-flop (3-State)

## 74F173

#### **FUNCTION TABLE**

	INPUTS		OUTPUTS	OUTPUTS
Qn (register)	OE0	OE1	Qn	
L	L	L	L	Read
Н	L	L	н	
Х	Н	Х	Z	Disabled
Х	Х	Н	Z	

Notes to function table


H = High-voltage levelL = Low-voltage level

Don't care

X = Z =

High impedance "off" state =

#### LOGIC DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	–0.5 to $V_{CC}$	V
I <sub>OUT</sub>	Current applied to output in low output state	96	mA
T <sub>amb</sub>	Operating free air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	–65 to +150	°C

### 74F173

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	1
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
l <sub>lk</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-15	mA
I <sub>OL</sub>	Low-level output current			48	mA
T <sub>amb</sub>	Operating free air temperature range	0		+70	°C

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST		LIMITS		UNIT	
			CONDITIONS		MIN	TYP <sup>2</sup>	MAX	
			$V_{CC} = MIN, V_{IL} = MAX,$	±10%V <sub>CC</sub>	2.4			V
V <sub>OH</sub>	High-level output voltage		V <sub>IH</sub> = MIN, I <sub>OH</sub> = MAX	±5%V <sub>CC</sub>	2.7	3.4		V
			$V_{CC} = MIN, V_{IL} = MAX,$	$\pm 10\% V_{CC}$	2.0			V
			V <sub>IH</sub> = MIN, I <sub>OH</sub> = -15mA	±5%V <sub>CC</sub>	2.0	3.1		V
V <sub>OL</sub>	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	$\pm 10\% V_{CC}$		0.35	0.50	V
			$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
l	Input current at maximum input voltage		$V_{CC} = MAX, V_I = 7.0V$				100	μA
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μA
IIL	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	d	$V_{CC} = MAX, V_O = 2.7V$				50	μA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied		$V_{CC} = MAX, V_O = 0.5V$				-50	μA
I <sub>OS</sub>	Short-circuit output current3		$V_{CC} = MAX$		-60		-150	mA
	Icc	СН				19	26	mA
I <sub>CC</sub>	Supply current (total)	CL	$V_{CC} = MAX$			27	37	mA
	Ico	cz				23	32	mA

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .

Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any 3. sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

## 74F173


### **AC ELECTRICAL CHARACTERISTICS**

			LIMITS					
			Ta	<sub>mb</sub> = +25	°C	T <sub>amb</sub> = 0°C	C to +70°C	
SYMBOL	PARAMETER	TEST		<sub>CC</sub> = +5.0		$V_{CC} = +5.$	UNIT	
		CONDITION		0pF, R <sub>L</sub> ∶	1	C <sub>L</sub> = 50pF,		
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>	Maximum clock frequency	Waveform 1	100	125		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	Waveform 1	4.5 6.0	6.5 8.0	9.0 10.5	4.0 5.5	10.0 11.5	ns
t <sub>PHL</sub>	Propagation delay MR to Qn	Waveform 2	6.5	8.5	11.5	6.0	12.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to high or low level	Waveform 4 Waveform 5	3.5 5.5	5.0 7.0	8.0 10.0	2.5 4.5	8.5 11.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from high or low level	Waveform 4 Waveform 5	1.5 3.0	3.5 5.0	7.0 8.5	1.0 2.5	8.0 9.0	ns
t <sub>THL</sub> t <sub>TLH</sub>	Transition time 10% to 90%, 90% to 10%	Waveform 5 Waveform 4	2.0 4.0	5.0 7.5	8.0 10.0	2.0 4.0	8.5 11.0	ns

#### AC SETUP REQUIREMENTS


ιτιμ	10% to 90%, 90% to 10%	vvaveform 4	4.0	C.1	10.0	4.0	11.0	
AC SETUI	PREQUIREMENTS	3	为憨	310	n,			
SYMBOL	PARAMETER	TEST CONDITION	V C <sub>L</sub> = 5	<sub>mb</sub> = +25 <sub>CC</sub> = +5.0 0pF, R <sub>L</sub> :	°C )V = 500Ω	V <sub>CC</sub> = +5.	C to +70°C 0V ± 10% R <sub>L</sub> = 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level Dn to CP	Waveform 3	2.5 2.5			3.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level Dn to CP	Waveform 3	0 0			0 0		ns
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low level E to CP	Waveform 3	4.5 7.5			5.0 8.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low level Ē to CP	Waveform 3	0 0			0 0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse width, high or low	Waveform 1	3.0 6.0			3.0 6.0		ns
t <sub>w</sub> (H)	MR Pulse width, high	Waveform 2	3.5			3.5		ns
t <sub>rec</sub>	Recovery time, MR to CP	Waveform 2	4.5			5.5		ns

#### **AC WAVEFORMS**





Waveform 1. Propagation delay for clock input to output, clock pulse widths, and maximum clock frequency

### 74F173




# Waveform 2. Master reset pulse width, master reset to output delay and master reset to clock recovery time





Waveform 4. 3-state output enable time to high level, output disable time from high level and transition time to high level




disable time from low level and transition time to low level


Notes to AC waveforms

- 1. For all waveforms,  $V_M = 1.5V$ .
- 2. The shaded areas indicate when the input is permitted to change for predictable output performance.

### TEST CIRCUIT AND WAVEFORMS



Waveform 3. Data and enable setup time and hold times



### DIP16: plastic dual in-line package; 16 leads (300 mil)

4.2

0.17

0.51

0.020

3.2

0.13

mm

inches

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

1.73

1.30

0.068

0.051

0.53

0.38

0.021

0.015

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					<del>-92-11-17</del> 95-01-14
				•	

19.50

18.55

0.77

0.73

6.48

6.20

0.26

0.24

2.54

0.10

0.36

0.23

0.014

0.009

1.25

0.85

0.049

0.033

10.0

8.3

0.39

0.33

0.254

0.01

0.76

0.030

8.25

7.80

0.32

0.31

3.60

3.05

0.14


0.12

7.62

0.30

74F173

## Quad D-type flip-flop (3-State)



OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT109-1	076E07S	MS-012AC			<del>-95-01-23</del> 97-05-22

## 74F173

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 10-98 9397-750-05088

Let's make things better.

