

April 1988 Revised October 2000

74F574

Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The 74F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ($\overline{\text{OE}}$). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 74F374 except for the pinouts.

Features


- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 74F374
- 3-STATE outputs for bus-oriented applications

Ordering Code:


Order Number	Package Number	Package Description
74F574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0,300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
D ₀ –D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
O ₀ -O ₇	3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

Functional Description

The 74F574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flipflops.


Function Table

Inputs			Internal	Outputs	F			
OE	СР	D	Q	0	Function			
Н	Н	L	NC	Z	Hold			
Н	Н	Н	NC	Z	Hold			
Н	~	L	L	Z	Load			
Н	~	Н	Н	Z	Load			
L		L	L 🗳	_{con} L	Data Available			
L	~	$H_{\underline{\mathcal{A}}}$	JH- /	H	Data Available			
L	Н.	<u>6</u> L 3	NC NC	NC	No Change in Data			
L	√B 1	H	NC	NC	No Change in Data			

- X = Immaterial
 Z = High Impedance

 ✓ = LOW-to-HIGH Transition
- NC = No Change

Logic Diagram



Absolute Maximum Ratings(Note 1)

Storage Temperature -65° C to +150°C Ambient Temperature under Bias -55° C to +125°C

Junction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5V} \end{array}$

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}} \text{ (mA)}$

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage	2.0			V	AM	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10%	6 V _{CC} 2.5		- X			I _{OH} = -1 mA
	Voltage 10%	6 V _{CC} 2.4		76	V	Min	$I_{OH} = -3 \text{ mA}$
	5%	6 V _{CC} 2.7		1 300	0,7,	IVAIT	$I_{OH} = -1 \text{ mA}$
	5%	% V _{CC} 2.7		C			$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW 10%	6 V _{CC}		0.5	V	Min	I _{OL} = 24 mA
	Voltage			0.5	V	IVIII I	I _{OL} = 24 IIIA
I _{IH}	Input HIGH			5.0		Max	V _{IN} = 2.7V
	Current			5.0	μΑ	IVIax	$v_{IN} = 2.7 v$
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test			7.0	μΑ	IVIAX	V _{IN} = 7.0 V
I _{CEX}	Output HIGH			50	μА	Max	V _{OUT} = V _{CC}
	Leakage Current			30	μΛ	iviax	VOUT = VCC
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test	4.70			V	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			0.75		0.0	V _{IOD} = 150 mV
	Circuit Current			3.75	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V
l _{OZH}	Output Leakage Current			50	μΑ	Max	V _{OUT} = 2.7V
l _{OZL}	Output Leakage Current			-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test			500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCZ}	Power Supply Current		55	86	mA	Max	$V_O = HIGH Z$


Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0$ $C_L = 50 \text{ pF}$	/	$T_A = -55^{\circ}C$ to $+125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100			60		70		N
t _{PLH}	Propagation Delay	2.5	5.3	8.5	2.5	9.5	2.5	8.5	
t _{PHL}	CP to O _n	2.5	5.3	8.5	2.5	9.5	2.5	8.5	
t _{PZH}	Output Enable Time	3.0	5.5	9.0	2.5	10.5	2.5	10.0	
t _{PZL}		3.0	6.0	9.0	2.5	10.5	2.5	10.0	
t _{PHZ}	Output Disable Time	1.5	3.3	5.5	1.5	7.0	1.5	6.5	
t _{PLZ}		1.5	2.8	5.5	1.5	7.0	1.5	6.5	

AC Operating Requirements

•		TA	= +25°C	T _A = -55°0	C to +125°C	T _A = 0°C	to +70°C	
Symbol	Parameter	$\textbf{V}_{\textbf{CC}} = +5.0 \textbf{V}$		$\textit{V}_{\textit{CC}} = +5.0 \textit{V}$		$\textit{V}_{\textit{CC}} = +5.0\textit{V}$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Set-up Time, HIGH or LOW	2.5		3.0	五月	2.5		
t _S (L)	D _n to CP	2.0		2.5		2.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115
t _H (L)	D _n to CP	2.0	- X	2.0		2.0		
t _W (H)	CP Pulse Width	5.0	100	5.0	100	5.0		ns
t _W (L)	HIGH or LOW	5.0	1.40	5.0		5.0		115







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com