# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

- 3-State Buffer-Type Noninverting Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Buffered Control Inputs
- SN74ALS575A and 'AS575 Have Synchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N, NT) and Ceramic (J, JT) 300-mil DIPs, and Ceramic Flat (W) Packages

#### description

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN74ALS575A, SN54AS575, and SN74AS575 may be synchronously cleared by taking the clear (CLR) input low.


The output-enable  $(\overline{OE})$  input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS574B, SN54AS574, and SN54AS575 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS574B, SN74ALS575A, SN74AS574, and SN74AS575 are characterized for operation from 0°C to 70°C.


SN54ALS574B, SN54AS574 . . . J OR W PACKAGE SN74ALS574B, SN74AS574 . . . DW OR N PACKAGE (TOP VIEW)

	_		
OE [	1	$O_{20}$	] ∨cc
1D [	2	19	10
2D [	3	18	2Q
3D [	4	17	3Q 4Q
4D [	5	16	] 4Q
5D [	6	15	] 5Q
6D [	7	14	] 6Q
7D [	8	13	] 7Q
8D [	9	12	] 8Q
GND [	10	11	CLK


SN54ALS574B, SN54AS574 . . . FK PACKAGE (TOP VIEW)



SN54AS575 . . . JT OR W PACKAGE SN74ALS575A, SN74AS575 . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS575 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS165B - JUNE 1982 - REVISED JULY 1995

#### **Function Tables**

#### SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574 (each flip-flop)

	INPUTS	ОИТРИТ	
OE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

#### SN74ALS575A, SN54AS575, SN74AS575 (each flip-flop)


	INP	UTS		OUTPUT
OE	CLR	CLK	D	Q
L	L	$\uparrow$	Х	L
L	Н	$\uparrow$	Н	Н
L	Н	$\uparrow$	L	L 35
L	Н	L	X	Q <sub>0</sub> Z
Н	X	Н	X	Z
574B,			C	om.

### logic symbols†

#### SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574

#### 1 OE ΕN 11 CLK 2 19 1Q 1D 1D D 3 18 2D 2Q 17 4 3D **3Q** 5 16 4D 4Q 6 15 5D 5Q 7 14 6D 6Q 8 13 7D 7Q 9 12 8Q 8D

#### SN74ALS575A, SN54AS575, SN74AS575




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, J, JT, N, and NT packages.

# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS


SDAS165B - JUNE 1982 - REVISED JULY 1995

### logic diagrams (positive logic)

SN54ALS574B, SN74ALS574B, SN54AS574, SN74AS574



#### SN74ALS575A, SN54AS575, SN74AS575



To Seven Other Channels

Pin numbers shown are for the DW, J, JT, N, and NT packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		7 V
Input voltage, V <sub>I</sub>		7 V
	it	
Operating free-air temperature range, TA:	SN54ALS574B	55°C to 125°C
	SN74ALS574B, SN74ALS575A	
Storage temperature range		−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			SN54ALS574B		′4B	SN74ALS574B SN74ALS575A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vсс	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ІОН	High-level output current				-1			-2.6	mA
loL	Low-level output current				12			24	mA
f Clock from tong .	'ALS574B	0		28	0		35	MHz	
<sup>f</sup> clock	Clock frequency	SN74ALS575A				0		30	IVITZ
	Dudge duration	'ALS574B, CLK high or low	16.5			14			
t <sub>W</sub>	Pulse duration	SN74ALS575A, CLK high or low				16.5			ns
_		Data	15			15			
t <sub>su</sub>	Setup time before CLK↑	SN74ALS575A, CLR				15			ns
4.		Data	4			0			
<sup>t</sup> h	Hold time after CLK↑	SN74ALS575A, CLR				0			ns
T <sub>A</sub>	Operating free-air temperature	•	-55		125	0		70	°C



# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS165B – JUNE 1982 – REVISED JULY 1995

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	IDITIONS	SN	54ALS57	'4B	_	'4ALS57 '4ALS57		UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
		V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
Vон		V00 - 4 5 V	I <sub>OH</sub> = -1 mA	2.4	3.3					V
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
Va.		V00 - 4 5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μΑ
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lН		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
IIL		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20	- %-	-112	-30		-112	mA
			Outputs high	44	11	18		11	18	
	′ALS574B	V <sub>CC</sub> = 5.5 V	Outputs low	8 3	17	27		17	27	
			Outputs disabled	-00	17	28		17	28	mA
ICC			Outputs high	2/1	10	17		10	17	IIIA
	SN74ALS575A	V <sub>CC</sub> = 5.5 V	Outputs low		15	24		15	24	
			Outputs disabled		16	30		16	30	

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		(   	/ <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 ( R2 = 500 ( F <sub>A</sub> = MIN t	<del>,</del> 2, 2,			UNIT
			SN54AL	S574B	SN74AL	S574B	SN74AL	S575A	
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			28		35		30		MHz
t <sub>PLH</sub>	CLK	_	4	22	3	14	4	14	ns
<sup>t</sup> PHL	CLK	Q	4	17	4	14	4	14	115
<sup>t</sup> PZH	ŌĒ	_	4	21	3	18	4	18	ns
t <sub>PZL</sub>	OE	Q	4	26	4	18	4	18	115
<sup>t</sup> PHZ	ŌĒ	Q	2	16	1	10	2	10	ns
<sup>t</sup> PLZ	OE .	<u> </u>	2	25	2	12	3	13	115

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS165B – JUNE 1982 – REVISED JULY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>I</sub>	7 V
	5.5 V
Operating free-air temperature range, TA: SN54AS	5574, SN54AS575 –55°C to 125°C
SN74AS	6574, SN74AS575 0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

				N54AS57 N54AS57		SN74AS574 SN74AS575		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2	ے		2			V
V <sub>IL</sub>	Low-level input voltage		4	五月	0.8			0.8	V
loh	High-level output current		2 34		-12			-15	mA
l <sub>OL</sub>	Low-level output current	- X	7		32			48	mA
f <sub>clock</sub> *	Clock frequency	132	0		100	0		90	MHz
t <sub>w</sub> *	Pulse duration	CLK high	5			5.5			ns
۱W	ruise duration	CLK low	4			5.5			115
+ *	Oaton Cara hafana OLKA	Data	3			5.5			ns
t <sub>su</sub> *	Setup time before CLK↑	'AS575, CLR high or low	6.5			6.5			115
+. *	Haldford offer Older	Data	3			3			no
th*	Hold time after CLK↑	'AS575, CLR	0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



# SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS165B – JUNE 1982 – REVISED JULY 1995

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS		N54AS57 N54AS57			174AS57 174AS57		UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
Vон		V 45V	$I_{OH} = -12 \text{ mA}$	2.4	3.2					V
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
\/ <b>-</b> .		V 45V	I <sub>OL</sub> = 32 mA		0.29	0.5				V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA					0.34	0.5	V
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50			-50	μΑ
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lιΗ		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
1	OE, CLK, CLR	V F V	V: 0.4.V			-0.5			-0.5	mA
ll l	D	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$		- %-	-3			-2	IIIA
IO <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30	10- 111	-112	-30		-112	mA
			Outputs high	18 34	<b>7</b> 3	116		73	116	
	'AS574	V <sub>CC</sub> = 5.5 V	Outputs low	-00	85	134		85	134	
			Outputs disabled	277	84	134		84	134	A
ICC			Outputs high		78	126		78	126	mA
	'AS575	V <sub>CC</sub> = 5.5 V	Outputs low		89	142		89	142	
			Outputs disabled		88	142		88	142	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)			CC = 4.5 L = 50 pF 1 = 500 C 2 = 500 C A = MIN t	<u>2,</u> <u>2,</u>	,	UNIT	
	, ,		SN54AS574 SN54AS575		SN74AS574 SN74AS575			
			MIN	MAX	MIN	MAX		
fmax*			100		90		MHz	
t <sub>PLH</sub>	CLK	A O	3	11	3	8	ns	
<sup>t</sup> PHL	OLK	Any Q	4	11	4	9	113	
<sup>t</sup> PZH	<del></del>	A O	2	7	2	6	ns	
t <sub>PZL</sub>	ŌĒ	Any Q	3	11	3	10	115	
t <sub>PHZ</sub>	ŌĒ	Any Q	2	7	2	6	ns	
1112								

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.




<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS165B - JUNE 1982 - REVISED JULY 1995

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

