FAIRCHILD

74VHC125 Quad Buffer with 3-STATE Outputs

Features

- High Speed: $t_{PD} = 3.8$ ns (Typ.) at $V_{CC} = 5V$
- Lower power dissipation: $I_{CC} = 4 \ \mu A$ (Max.) at $T_A = 25^{\circ}C$
- \blacksquare High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.8V (Max.)
- Pin and function compatible with 74HC125

General Description

The VHC125 contains four independent non-inverting buffers with 3-STATE outputs. It is an advanced highspeed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description		
74VHC125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
74VHC125MX_NL ⁽¹⁾	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
74VHC125SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
74VHC125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		
74VHC125MTCX_NL ⁽¹⁾	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDED J-STD-020B.

Note:

1. Device available in Tape and Reel only.



Connection Diagram




Pin Description

Pin Names	Description
Ā _n , B _n	Inputs
O _n	Outputs

T

Logic Symbol



Function Table

Inputs	Inputs					
Ā _n	₽ _n	O _n				
L 4.0	L	L				
AL AS	СН	Н				
<u>%</u> Ч	X	Z				

- H = HIGH Voltage Level
- L = LOW Voltage Level
- Z = HIGH Impedance
- X = Immaterial

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating	
V _{CC}	Supply Voltage	-0.5V to +7.0V	
V _{IN}	DC Input Voltage	-0.5V to +7.0V	
V _{OUT}	DC Output Voltage	–0.5V to V _{CC} + 0.5V	
I _{IK}	Input Diode Current	–20m	
I _{OK}	Output Diode Current	±20mA	
I _{OUT}	DC Output Current	±25mA	
I _{CC}	DC V _{CC} /GND Current	±50mA	
T _{STG}	Storage Temperature	–65°C to +150°C	
TL	Lead Temperature (Soldering, 10 seconds)	260°C	

Recommended Operating Conditions⁽²⁾

34 × 8-The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0V to +5.5V
V _{IN}	Input Voltage	0V to +5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _{OPR}	Operating Temperature	–40°C to +85°C
t _r , t _f	Input Rise and Fall Time,	
	$V_{CC} = 3.3V \pm 0.3V$	0ns/V ~ 100ns/V
	$V_{CC} = 5.0V \pm 0.5V$	0ns/V ~ 20ns/V

Note:

2. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

							$T_A =$			
					25°C			–40°C t	1	
Symbol	Parameter	V _{CC} (V) Conditions		Min.	Тур.	Max.	Min.	Max.	Units	
VIH	HIGH Level Input	2.0			1.50			1.50		V
	Voltage	3.0–5.5			0.7 x V _{CC}			0.7 x V _{CC}		
VIL	LOW Level Input	2.0					0.50		0.50	V
	Voltage	3.0–5.5	1				0.3 x V _{CC}		0.3 x V _{CC}	1
V _{OH}	HIGH Level	2.0		$I_{OH} = -50 \mu A$	1.9	2.0		1.9		V
	Output Voltage	3.0	or V _{IL}		2.9	3.0		2.9		1
		4.5			4.4	4.5		4.4		1
	3.0	1	$I_{OH} = -4mA$	2.58			2.48		1	
	4.5		I _{OH} = -8mA	3.94			3.80		1	
V _{OL}	V _{OL} LOW Level	2.0	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 50μA		0.0	0.1		0.1	V
	Output Voltage	3.0				0.0	0.1		0.1]
		4.5				0.0	0.1		0.1	
	3.0		$I_{OL} = 4mA$		4,3	0.36		0.44		
		4.5		I _{OL} = 8mA			0.36		0.44	
I _{OZ}	3-STATE Output Off-State Current	5.5	$V_{IN} = V_{IH} c$ $V_{OUT} = V_C$	or V _{IL} , _C or GND	32.3	m	±0.25		±2.5	μA
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5V or GND		.C		±0.1		±1.0	μA
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$	or GND			4.0		40.0	μA

Noise Characteristics

				T _A =	= 25°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Тур.	Limits	Units
V _{OLP} ⁽³⁾	Quiet Output Maximum Dynamic V _{OL}	5.0	$C_L = 50 pF$	0.5	0.8	V
V _{OLV} ⁽³⁾	Quiet Output Minimum Dynamic V _{OL}	5.0	$C_L = 50 pF$	-0.5	-0.8	V
V _{IHD} ⁽³⁾	Minimum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		3.5	V
V _{ILD} ⁽³⁾	Maximum HIGH Level Dynamic Input Voltage	5.0	$C_L = 50 pF$		1.5	V

Note:

3. Parameter guaranteed by design.


AC Electrical Characteristics


					T,	₄ = 25°	С		–40°C 85°C	
Symbol	Parameter	V _{CC} (V)	Cond	litions	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH} , t _{PHL}	Propagation Delay	3.3 ± 0.3		$C_L = 15 pF$		5.6	8.0	1.0	9.5	ns
	Time			$C_L = 50 pF$		8.1	11.5	1.0	13.0	1
		5.0 ± 0.5		$C_L = 15 pF$		3.8	5.5	1.0	6.5	ns
				$C_L = 50 pF$		5.3	7.5	1.0	8.5	1
t _{PZL} , t _{PZH}	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 15 pF$		5.4	8.0	1.0	9.5	ns
	Enable Time			$C_L = 50 pF$		7.9	11.5	1.0	13.0]
		5.0 ± 0.5		$C_L = 15 pF$		3.6	5.1	1.0	6.0	ns
				$C_L = 50 pF$		5.1	7.1	1.0	8.0]
t _{PLZ} , t _{PHZ}	3-STATE Output	3.3 ± 0.3	$R_L = 1k\Omega$	$C_L = 50 pF$		9.5	13.2	1.0	15.0	ns
	Disable Time	5.0 ± 0.5		$C_L = 50 pF$		6.1	8.8	1.0	10.0]
t _{OSLH} , t _{OSHL}		3.3 ± 0.3	(4)	$C_L = 50 pF$		a.	1.5		1.5	ns
	Skew	5.0 ± 0.5		$C_L = 50 pF$		正而	1.0		1.0	
CIN	Input Capacitance		V _{CC} = Ope			4	10		10	pF
C _{OUT}	Output Capacitance		$V_{CC} = 5.0^{\circ}$	1 36 3		6				pF
C _{PD}	Power Dissipation Capacitance		(5)	C3L C	011	14				pF


Notes:

4. Parameter guaranteed by design. $t_{OSLH} = [t_{PLHmax} - t_{PLHmin}]; t_{OSHL} = [t_{PHLmax} - t_{PHLmin}].$

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (Opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4$ (per bit).









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	<i>i-Lo</i> ™	Power-SPM™	TinyBoost™
Across the board. Around the world.™	ImpliedDisconnect [™]	PowerTrench [®]	TinyBuck™
ActiveArray™	IntelliMAX™	Programmable Active Droop™	TinyLogic [®]
Bottomless™	ISOPLANAR™	QFET®	TINYOPTO™
Build it Now™	MICROCOUPLER™	QS™	TinyPower™
CoolFET™	MicroPak™	QT Optoelectronics [™]	TinyWire™
CROSSVOLT™	MICROWIRE™	Quiet Series™	TruTranslation™
CTL™	Motion-SPM™	RapidConfigure™	µSerDes™
Current Transfer Logic™	MSX™	RapidConnect™	UHC®
DOME™	MSXPro™	ScalarPump™	UniFET™
E ² CMOS™	OCX™	SMART START™	VCX™
EcoSPARK [®]	OCXPro™	SPM®	Wire™
EnSigna™	OPTOLOGIC [®]	STEALTH™	
FACT Quiet Series™	OPTOPLANAR [®]	SuperFET™	
FACT®	PACMAN™	SuperSOT™3	
FAST [®]	PDP-SPM™	SuperSOT™6	
FASTr™	POP™	SuperSOT™8	
FPS™	Power220 [®]	SyncFET SyncFET	
FRFET [®]	Power247 [®]	TCM™ C	
GlobalOptoisolator™	PowerEdge™	The Power Franchise [®]	
GTO™	PowerSaver™	TM	
HiSeC™			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

afiniti

Datasheet Identification	Product Status	Definition
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improv design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.