

March 1993 Revised March 2005

74ACTQ541 Quiet Series Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The 74ACTQ541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the 74ACTQ244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

The 74ACTQ541 utilizes FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to split ground bus for superior performance.

Features

- \blacksquare I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package for easy board layout
- Non-inverting 3-STATE outputs
- Guaranteed 4 kV minimum ESD immunity
- TTL compatible inputs
- Outputs source/sink 24 mA

Ordering Code:


Order Number	Package	Package Description
Order Number	Number	rackage Description
74ACTQ541SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACTQ541SCX_NL		Pb-Free 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
(Note 1)		
74ACTQ541MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ541PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the order code


Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

FACT™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Name	Pin Description
$\overline{OE}_1 - \overline{OE}_2$	3-STATE Output Enable (Active-LOW)
I ₀ –I ₇	Inputs
$O_1 - O_7$	Outputs

Truth Table

	Inputs		Outputs
OE ₁	OE ₂	I	
L	L	Н	Н
Н	X	X	Z
X	. Joji Jih	X	Z
- SIF ,	L d	L	L

H = HIGH Voltage Level X = Immateri

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V DC Output Source or Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

DC Latch-up Source or Sink Current \pm 300 mA Junction Temperature (T_J) 140 °C

Recommended Operating Conditions

Minimum Input Edge Rate ΔV/Δt

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTT circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A =	+25°C	$T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	Units	Conditions
Oymboi	rarameter	(V)	Тур	G	uaranteed Limits	Onito	- Containing
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	•	or V _{CC} – 0.1V
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA
	Output Voltage	4.5	4.49	4.4	4.4	v	1007 = -30 μΑ
		4.5		3.86	3.76		V _{IN} = V _{IL} or V _{IH} (Note 3)
		5.5		4.86	4.76	V	I _{OH} = -24 mA -24 mA
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	4.5	0.001	0.1	0.1	ľ	
		4.5		0.36	0.44	.,	V _{IN} = V _{IL} or V _{IH} (Note 3)
		5.5		0.36	0.44	V	I _{OH} = 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μА	$V_I = V_{CC}$, GND
l _{OZ}	Maximum 3-STATE	5.5		±0.25	±2.5	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current						$V_O = V_{CC}$, GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$ or GND
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V _{OL}						(Note 5)(Note 6)
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V _{OL}						(Note 5)(Note 6)
V _{IHD}	Minimum HIGH Level	5.0	1.9	2.2		V	(Note 5)(Note 7)
	Dynamic Input Voltage						
V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 5)(Note 7)
	Dynamic Input Voltage						

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Plastic DIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. (n–1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

3

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			C to +85°C 50 pF	Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.0	4.5	7.0	2.0	7.5	ns
t_{PHL}	Data to Output	5.0	2.0	5.5	7.0	2.0	7.5	115
t _{PZH}	Output Enable Time	5.0	2.0	5.0	9.0	2.0	9.5	ns
t_{PZL}		3.0	2.0	6.5	9.0	2.0	9.5	115
t _{PHZ}	Output Disable Time	5.0	1.5	5.5	7.5	1.5	8.0	ns
t_{PLZ}		3.0	1.5	5.5	7.5	1.5	8.0	115
t _{OSHL}	Output to Output			0.5	1.0		1.0	ns
toslh	Skew Data to Output (Note 9)			0.5	1.0		1.0	115

Note 8: Voltage Range 5.0 is 5.0V \pm 0.5V

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The $specification\ applies\ to\ any\ outputs\ switching\ in\ the\ same\ direction,\ either\ HIGH\ to-LOW\ (t_{OSHL})\ or\ LOW-to-HIGH\ (t_{OSLH}).\ Parameter\ guaranteed\ by\ design.$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
- PIN	Input Capacitance	4.5	pF	V _{CC} = OPEN
PD	Power Dissipation Capacitance	70	pF	V _{CC} = 5.0V
		N	com	

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



V_{OHV}and V_{OLP} are measured with respect to ground reference.

Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and $V_{\text{IHD}}\!:$

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH} , until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.






FIGURE 2. Simultaneous Switching Test Circuit





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1.013-1.040 (25.73-26.42) $\textbf{0.092} \times \textbf{0.030}$ (2.337 × 0.762) MAX DP 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 = 0.127) 0.280 OPTION 1 (7.112) 1 2 3 4 5 6 7 8 9 10 OPTION 2 0.300 - 0.320(2.286) (7.620-8.128) 0PTION 2 4° (4X) 0.060 NOM 0.040 0.130 0.005 (1.524) (1.016)0.065 (3.302 0.127) (1.651) D.145-0.200 (3.683-5.080) 0.009-0.015 95% 5 (0.229-0.381) 0.020 0.100 ± 0.010 0.125-0.140 (3.175-3.556) (0.508) MIN 0.060 ± 0.005 0.018 ± 0.003 (2.540 ± 0.254) 0.325 ^{+0.040} -0.015 (1.524 ± 0.127) (0.457 ± 0.076) (8.255 +1.016)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com