

Data sheet acquired from Harris Semiconductor

CD74HC4075, **CD74HCT4075**

> **High Speed CMOS Logic Triple 3-Input OR Gate**

August 1997

Features

- Buffered Inputs
- Typical Propagation Delay: 8ns at V_{CC} = 5V, $C_L = 15pF, T_A = 25^{\circ}C$
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)$
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The Harris CD74HC4075, CD74HCT4075 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT logic family is functionally pin compatible with the standard 74LS logic family.

Ordering Information

	PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
	CD74HC4075E	-55 to 125	14 Ld PDIP	E14.3
	CD74HC4075E	-55 to 125	14 Ld PDIP	E14.3
	CD74HC4075M	-55 to 125	14 Ld SOIC	M14.15
	CD74HC4075M	-55 to 125	14 Ld SOIC	M14.15
١	CD54HC4075H	-55 to 125	Die	
	CD54HCT4075H	-55 to 125	Die	
	CD54HC4075W	-55 to 125	Wafer	
	CD54HCT4075W	-55 to 125	Wafer	


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinout

CD74HC4075, CD74HCT4075 (PDIP, SOIC) TOP VIEW

14 V_{CC} 13 3C 12 3B 11 3A 10 3Y 9 2Y 8 2C

Functional Diagram




TRUTH TABLE

TRUTH TABLE											
	INPUTS	_ 4/	OUTPUT								
nA	nB	nC	nY								
L	L	% L	L								
Н	X	X	Н								
Х	Н	Х	Н								
X	Х	Н	Н								

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Irrelevant

Logic Diagram



Absolute Maximum Ratings DC Supply Voltage, V_{CC} -0.5V to 7V DC Input Diode Current, I_{IK}

DC Output Diode Current, I_{OK}

For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ±25mA

Thermal Information

 θ_{JA} (°C/W) θ_{JC} (°C/W) Thermal Resistance (Typical, Note 1) 100 N/A 180 N/A Maximum Junction Temperature (Hermetic Package or Die) . . . 175°C Maximum Junction Temperature (Plastic Package) 150°C Maximum Storage Temperature Range-65°C to 150°C Maximum Lead Temperature (Soldering 10s).....300°C (SOIC - Lead Tips Only)

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TES CONDIT		Vcc		25°C		-40°C 1	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MiN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	HC TYPES											
High Level Input	V _{IH}	A	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V_{IH} or V_{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
omeo zoado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
omeo Loado			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	1		4	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	2	-	20	-	40	μΑ

DC Electrical Specifications (Continued)

		TES CONDI		V _{CC}		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	•	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	1	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} and GND	0	5.5	-	水平	±0.1	CL	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	135	~0	2	_	20	-	40	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note)	Δl _{CC}	V _{CC} -2.1		4.5 to 5.5		100	360	-	450	-	490	μА

NOTE: For dual-supply systems theoretical worst case ($V_1 = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
All	1.6

NOTE: Unit Load is Δl_{CC} limit specified in DC Electrical Table, e.g. 360µA max at $25^{o}C.$

Switching Specifications Input t_r , $t_f = 6ns$

		TEST		25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	I I -		V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	100	-	125	-	150	ns
Input to Output (Figure 1)			4.5	-	-	20	-	25	-	30	ns
			6	-	-	17	-	21	-	26	ns
		C _L = 15pF	5	-	8	-	-	-	-	-	ns
Transition Times (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	-	-	-	-	10	-	10	-	10	pF

Switching Specifications Input t_p , t_f = 6ns (Continued)

		TEST		25°C			-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
Power Dissipation Capacitance (Notes 2, 3)	C _{PD}	-	5	-	26	-	-	-	-	-	pF	
HCT TYPES	HCT TYPES											
Propagation Delay, Input to	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	24	-	30	-	36	ns	
Output (Figure 2)		C _L = 15pF	5	-	9	-	-	-	-	-	ns	
Transition Times (Figure 2)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns	
Input Capacitance	C _{IN}	-	-	-	-	10	-	10	-	10	pF	
Power Dissipation Capacitance (Notes 2, 3)	C _{PD}	-	5	-	28	-	-	-	-	-	pF	

NOTES:

- 2. C_{PD} is used to determine the dynamic power consumption, per gate.
- 3. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC

FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION **DELAY TIMES, COMBINATION LOGIC**

GND

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

