

3.3V Octal buffer/line driver with 30Ω series termination resistors; 3-State

74LVT2241

FEATURES

- Octal bus interface
- 3-State buffers
- Output capability: +12mA/-12mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Power-up 3-State
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model.
- Outputs include series resistance of 30Ω, making external termination resistors unnecessary.

DESCRIPTION

The 74LVT2241 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT2241 device is an octal buffer that is ideal for driving bus lines. The device features two Output Enables (1OE, 2OE), each controlling four of the 3-State outputs.

The 74LVT2241 is designed with 30Ω series resistance in both the High and Low states of the output. This design reduces the line noise in applications such as memory address drivers, clock drivers and bus receivers/transmitters.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay nAx to nYx	$C_L = 50\text{pF};$ $V_{CC} = 3.3\text{V}$	3.0 3.3	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or 3.0V	4	pF
C_{OUT}	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or 3.0V	8	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	0.12	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SOL	-40°C to +85°C	74LVT2241 D	74LVT2241 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +85°C	74LVT2241 DB	74LVT2241 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT2241 PW	74LVT2241PW DH	SOT360-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 4, 6, 8	1A0 – 1A3	Data inputs
17, 15, 13, 11	2A0 – 2A3	Data inputs
18, 16, 14, 12	1Y0 – 1Y3	Data outputs
3, 5, 7, 9	2Y0 – 2Y3	Data outputs
1, 19	1OE, 2OE	Output enables
10	GND	Ground (0V)
20	V_{CC}	Positive supply voltage


3.3V Octal buffer/line driver with 30Ω series termination resistors; 3-State

74LVT2241


LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



SCHEMATIC OF EACH OUTPUT



FUNCTION TABLE

INPUTS				OUTPUTS	
1OE	1An	2OE	2An	1Yn	2Yn
L	L	H	L	L	L
L	H	H	H	H	H
H	X	L	X	Z	Z

H = High voltage level
 L = Low voltage level
 X = Don't care
 Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
V _I	DC input voltage ³		-0.5 to +7.0	V
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
I _{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	-64	
I _{IK}	DC input diode current	V _I < 0	-50	mA
I _{OK}	DC output diode current	V _O < 0	-50	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V Octal buffer/line driver with 30Ω series termination resistors; 3-State

74LVT2241

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	2.7	3.6	V
V_I	Input voltage	0	5.5	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level Input voltage		0.8	V
I_{OH}	High-level output current		-12	mA
I_{OL}	Low-level output current		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate; outputs enabled		10	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			$T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			
			MIN	TYP ¹	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.7\text{V}; I_I = -18\text{mA}$		0.9	-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = 3\text{V}; I_{OH} = -12\text{mA}$	2	2.2		V
V_{OL}	Low-level output voltage	$V_{CC} = 3\text{V}; I_{OL} = 12\text{mA}$			0.8	V
I_I	Input leakage current	$V_{CC} = 0$ or $3.6\text{V}; V_I = 5.5\text{V}$		1	10	μA
		$V_{CC} = 3.6\text{V}; V_I = V_{CC}$ or GND	Control pins	± 0.1	± 1	
		$V_{CC} = 3.6\text{V}; V_I = V_{CC}$	Data pins ⁴	0.1	1	
		$V_{CC} = 3.6\text{V}; V_I = 0$		-1	-5	
I_{OFF}	Output off current	$V_{CC} = 0\text{V}; V_I$ or $V_O = 0$ to 4.5V		1	± 100	μA
I_{HOLD}	Bus hold current A inputs	$V_{CC} = 3.0\text{V}; V_I = 0.8\text{V}$	A inputs	75	150	μA
		$V_{CC} = 3.0\text{V}; V_I = 2.0\text{V}$		-75	-150	
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5\text{V}; V_{CC} = 3.0\text{V}$		60	125	μA
$I_{PU/PD}$	Power up/down 3-State output current ³	$V_{CC} \leq 1.2\text{V}; V_O = 0.5\text{V to } V_{CC}; V_I = \text{GND or } V_{CC}; \text{OE/OE} = \text{Don't care}$		± 1	± 100	μA
I_{OZH}	3-State output High current	$V_{CC} = 3.6\text{V}; V_O = 3.0\text{V}$		1	5	μA
I_{OZL}	3-State output Low current	$V_{CC} = 3.6\text{V}; V_O = 0.5\text{V}$		-1	-5	μA
I_{CCH}	Quiescent supply current	$V_{CC} = 3.6\text{V}; \text{Outputs High, } V_I = \text{GND or } V_{CC}, I_O = 0$		0.12	0.19	mA
I_{CCL}		$V_{CC} = 3.6\text{V}; \text{Outputs Low, } V_I = \text{GND or } V_{CC}, I_O = 0$		3	12	
I_{CCZ}		$V_{CC} = 3.6\text{V}; \text{Outputs Disabled; } V_I = \text{GND or } V_{CC}, I_O = 0^5$		0.12	0.19	
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 3.0$ to $3.6\text{V}; \text{One input at } V_{CC} - 0.6\text{V}; \text{Other inputs at } V_{CC}$ or GND		0.1	0.25	mA

NOTES:

- All typical values are at $T_{amb} = 25^{\circ}\text{C}$.
- This is the increase in supply current for each input at $V_{CC} - 0.6\text{V}$.
- This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec . From $V_{CC} = 1.2\text{V}$ to $V_{CC} = 3.3\text{V} \pm 10\%$ a transition time of $100\mu\text{sec}$ is permitted. This parameter is valid for $T_{amb} = 25^{\circ}\text{C}$ only.
- Unused pins at V_{CC} or GND
- I_{CCZ} is measured with outputs pulled to V_{CC} or GND.

3.3V Octal buffer/line driver with 30Ω series termination resistors; 3-State

74LVT2241

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.


SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $V_{\text{CC}} = +3.3\text{V} \pm 0.3\text{V}$			$V_{\text{CC}} = 2.7\text{V}$	
			MIN	TYP ¹	MAX	MAX	
t_{PLH} t_{PHL}	Propagation delay nA_x to nY_x	1	1 1	3.0 3.3	4.2 4.3	5.0 4.7	ns
t_{PZH} t_{PZL}	Output enable time to High and Low level, $1\overline{\text{OE}}$ to $1Y_n$	2	1 1	4.4 4.3	6.2 5.9	8.5 6.8	ns
t_{PHZ} t_{PLZ}	Output disable time from High and Low level, $1\overline{\text{OE}}$ to $1Y_n$	2	1 1.6	3.4 3.2	5.0 4.5	5.2 4.5	ns
t_{PZH} t_{PZL}	Output enable time to High and Low level, 2OE to $2Y_n$	2	1 1	4.4 4.1	6.2 5.5	7.9 6.2	ns
t_{PHZ} t_{PLZ}	Output disable time from High and Low level, 2OE to $2Y_n$	2	1 1	3.9 3.8	5.7 5.1	6.4 5.8	ns

NOTE:


1. All typical values are at $V_{\text{CC}} = 3.3\text{V}$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC WAVEFORMS

$V_M = 1.5\text{V}$, $V_{\text{IN}} = \text{GND}$ to 3.0V



Waveform 1. Waveforms Showing the Input (A_n) to Output (Y_n) Propagation Delays



Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

3.3V Octal buffer/line driver with 30Ω series termination resistors; 3-State

74LVT2241

TEST CIRCUIT AND WAVEFORMS

Test Circuit for 3-State Outputs

$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6V
t_{PHZ}/t_{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT	2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$

SV00092