
INTEGRATED CIRCUITS





# 74HC/HCT243

### FEATURES

- Non-inverting 3-state outputs
- 2-way asynchronous data bus communication
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

## **GENERAL DESCRIPTION**

The 74HC/HCT243 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

QUICK REFERENCE DATA

The 74HC/HCT243 are quad bus transceivers featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

They are designed for 4-line asynchronous 2-way data communications between data buses.

The output enable inputs ( $\overline{\text{OE}}_{\text{A}}$  and  $\text{OE}_{\text{B}}$ ) can be used to isolate the buses.

The "243" is similar to the "242" but has non-inverting (true) outputs.

-

	$T_{amb} = 25 \text{ °C}; t_r = t_f = 6 \text{ ns}$	2 3 3 C	TY			
SYMBOL	PARAMETER	CONDITIONS	нс	НСТ		
t <sub>PHL/</sub> t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	6	11	ns	
Cl	input capacitance		3.5	3.5	pF	
C <sub>I/O</sub>	input/output capacitance		10	10	pF	
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	26	34	pF	

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i = input frequency in MHz$ 

 $f_o$  = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = sum of outputs$ 

 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5 V$ 


### **ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".


# 74HC/HCT243

### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	OEA	output enable input (active LOW)
2, 12	n.c.	not corrected
3, 4, 5, 6	A <sub>0</sub> to A <sub>3</sub>	data inputs/outputs
7	GND	ground (0 V)
11, 10, 9, 8	B <sub>0</sub> to B <sub>3</sub>	data inputs/outputs
13	OEB	output enable input
14	V <sub>CC</sub>	positive supply voltage



# 74HC/HCT243



# 74HC/HCT243

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver  $I_{CC}$  category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

					T <sub>amb</sub> (°	°C)				TEST CONDITIONS	
SYMBOL	PARAMETER	74HC									WAVEFORMS
STIVIDUL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$		22 8 6	90 18 15		115 23 20	4. A.	135 27 23	ns	2.0 4.5 6.0	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	$\begin{array}{l} 3\text{-state output enable time} \\ \overline{\text{OE}}_{A} \text{ to } A_n \text{ or } B_{n;} \\ \text{OE}_{B} \text{ to } A_n \text{ or } B_n \end{array}$		50 18 14	150 30 26	32	190 38 33	m.	225 45 38	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	$\begin{array}{l} \mbox{3-state output disable time} \\ \hline \overline{OE}_A \mbox{ to } A_n \mbox{ or } B_n; \\ \hline OE_B \mbox{ to } A_n \mbox{ or } B_n \end{array}$		61 22 18	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.5

## 74HC/HCT243

### **DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


INPUT	UNIT LOAD COEFFICIENT
An	1.10
B <sub>n</sub>	1.10
B <sub>n</sub> OE <sub>A</sub>	1.00
OEB	1.00


## **AC CHARACTERISTICS FOR 74HCT**


	1.10 1.10 1.00 1.00 <b>ACTERISTICS FOR 74HCT</b> $t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$			i z z ja za z z z z z z z z z z z z z z z							
			T <sub>amb</sub> (°C)							TEST CONDITIONS	
SYMBOL	PARAMETER	74НСТ							UNIT	V	WAVEFORMS
01111D0L		+25		-40	to +85 -40 to +125		o +125		V <sub>CC</sub> (V)		
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$		13	22		28		33	ns	4.5	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	$\begin{array}{l} \textbf{3-state output enable time} \\ \overline{\text{OE}}_{A} \text{ to } A_n \text{ or } B_n; \\ \text{OE}_{B} \text{ to } A_n \text{ or } B_n \end{array}$		18	34		43		51	ns	4.5	Figs 6 and 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	$\begin{array}{l} \mbox{3-state output disable time} \\ \hline \overline{OE}_A \mbox{ to } A_n \mbox{ or } B_n; \\ OE_B \mbox{ to } A_n \mbox{ or } B_n \end{array}$		23	35		44		53	ns	4.5	Figs 6 and 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.5

# 74HC/HCT243

### AC WAVEFORMS







## 74HC/HCT243

### PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

