

74VHC244

Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHC244 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC244 is a non-inverting 3-STATE buffer having two active-LOW output enables. These devices are designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/receivers.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $t_{PD} = 3.9\text{ns}$ (typ) at $V_{CC} = 5\text{V}$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low noise: $V_{OLP} = 0.6\text{V}$ (typ)
- Low power dissipation: $I_{CC} = 4 \mu\text{A}$ (max) @ $T_A = 25^\circ\text{C}$
- Pin and function compatible with 74HC244

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| 74VHC244M | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74VHC244SJ | M20D | Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHC244MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHC244N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Description |
|------------------------------------|------------------------------|
| $\overline{OE}_1, \overline{OE}_2$ | 3-STATE Output Enable Inputs |
| I_0-I_7 | Inputs |
| O_0-O_7 | 3-STATE Outputs |

Truth Tables

| Inputs | | Outputs (Pins 12, 14, 16, 18) |
|-------------------|-------|----------------------------------|
| \overline{OE}_1 | I_n | |
| L | L | L |
| L | H | H |
| H | X | Z |

| Inputs | | Outputs (Pins 3, 5, 7, 9) |
|-------------------|-------|------------------------------|
| \overline{OE}_2 | I_n | |
| L | L | L |
| L | H | H |
| H | X | Z |

H = HIGH Voltage Level
 L = LOW Voltage Level
 I = Immaterial
 Z = High Impedance

Absolute Maximum Ratings (Note 1)

| | |
|---|--------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +7.0V |
| DC Input Voltage (V_{IN}) | -0.5V to +7.0V |
| DC Output Voltage (V_{OUT}) | -0.5V to $V_{CC} + 0.5V$ |
| Input Diode Current (I_{IK}) | -20 mA |
| Output Diode Current (I_{OK}) | ± 20 mA |
| DC Output Current (I_{OUT}) | ± 25 mA |
| DC V_{CC}/GND Current (I_{CC}) | ± 75 mA |
| Storage Temperature (T_{STG}) | -65°C to +150°C |
| Lead Temperature (T_L) (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions (Note 2)

| | |
|---|-------------------|
| Supply Voltage (V_{CC}) | 2.0V to 5.5V |
| Input Voltage (V_{IN}) | 0V to +5.5V |
| Output Voltage (V_{OUT}) | 0V to V_{CC} |
| Operating Temperature (T_{OPR}) | -40°C to +85°C |
| Input Rise and Fall Time (t_r, t_f) | |
| $V_{CC} = 3.3V \pm 0.3V$ | 0 ns/V ~ 100 ns/V |
| $V_{CC} = 5.0V \pm 0.5V$ | 0 ns/V ~ 20 ns/V |

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ\text{C}$ | | | $T_A = -40^\circ\text{C to } +85^\circ\text{C}$ | | Units | Conditions | |
|----------|-------------------------------------|-----------------|--------------------------|-----|--------------|---|--------------|---------------|--|--|
| | | | Min | Typ | Max | Min | Max | | | |
| V_{IH} | HIGH Level | 2.0 | 1.5 | | | 1.5 | | V | | |
| | Input Voltage | 3.0 – 5.5 | $0.7 V_{CC}$ | | | $0.7 V_{CC}$ | | | | |
| V_{IL} | LOW Level | 2.0 | | | 0.5 | | 0.5 | V | | |
| | Input Voltage | 3.0 – 5.5 | | | $0.3 V_{CC}$ | | $0.3 V_{CC}$ | | | |
| V_{OH} | HIGH Level | 2.0 | 1.9 | 2.0 | | 1.9 | | V | $V_{IN} = V_{IH}$ or V_{IL} | $I_{OH} = -50 \mu\text{A}$ |
| | | 3.0 | 2.9 | 3.0 | | 2.9 | | | | |
| | Output Voltage | 4.5 | 4.4 | 4.5 | | 4.4 | | V | | $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ |
| | | 3.0 | 2.58 | | | 2.48 | | | | |
| | | 4.5 | 3.94 | | | 3.80 | | | | |
| V_{OL} | LOW Level | 2.0 | | 0.0 | 0.1 | | 0.1 | V | $V_{IN} = V_{IH}$ or V_{IL} | $I_{OL} = 50 \mu\text{A}$ |
| | | 3.0 | | 0.0 | 0.1 | | 0.1 | | | |
| | Output Voltage | 4.5 | | 0.0 | 0.1 | | 0.1 | V | | $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ |
| | | 3.0 | | | 0.36 | | 0.44 | | | |
| | | 4.5 | | | 0.36 | | 0.44 | | | |
| I_{OZ} | 3-STATE Output Off-State Current | 5.5 | | | ± 0.25 | | ± 2.5 | μA | $V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND | |
| I_{IN} | Input Leakage Current | 0 – 5.5 | | | ± 0.1 | | ± 1.0 | μA | $V_{IN} = 5.5V$ or GND | |
| I_{CC} | Quiescent Supply Current | 5.5 | | | 4.0 | | 40.0 | μA | $V_{IN} = V_{CC}$ or GND | |

Noise Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ\text{C}$ | | Units | Conditions |
|-----------------------|-----------------------|-----------------|--------------------------|--------|-------|-----------------------|
| | | | Typ | Limits | | |
| V_{OLP} (Note 3) | Quiet Output Maximum | 5.0 | 0.6 | 0.9 | V | $C_L = 50 \text{ pF}$ |
| | Dynamic V_{OL} | | | | | |
| V_{OLV} (Note 3) | Quiet Output Minimum | 5.0 | -0.6 | -0.9 | V | $C_L = 50 \text{ pF}$ |
| | Dynamic V_{OL} | | | | | |
| V_{IHD} (Note 3) | Minimum HIGH Level | 5.0 | | 3.5 | V | $C_L = 50 \text{ pF}$ |
| | Dynamic Input Voltage | | | | | |
| V_{ILD} (Note 3) | Maximum HIGH Level | 5.0 | | 1.5 | V | $C_L = 50 \text{ pF}$ |
| | Dynamic Input Voltage | | | | | |

Note 3: Parameter guaranteed by design.


AC Electrical Characteristics

| Symbol | Parameter | V _{CC} (V) | T _A = 25°C | | | T _A = -40°C to +85°C | | Units | Conditions | |
|--------------------|--------------------------------|------------------------|-----------------------|------|-----|---------------------------------|-----|------------------------|------------------------|--|
| | | | Min | Typ | Max | Min | Max | | | |
| t _{PLH} | Propagation Delay Time | 3.3 ± 0.3 | 5.8 | 8.4 | 1.0 | 10.0 | ns | R _L = 1 kΩ | C _L = 15 pF | |
| t _{PHL} | | | 8.3 | 11.9 | 1.0 | 13.5 | | | C _L = 50 pF | |
| | | 5.0 ± 0.5 | 3.9 | 5.5 | 1.0 | 6.5 | ns | | C _L = 15 pF | |
| | | | 5.4 | 7.5 | 1.0 | 8.5 | | | C _L = 50 pF | |
| t _{PZL} | 3-STATE Output Enable Time | 3.3 ± 0.3 | 6.6 | 10.6 | 1.0 | 12.5 | ns | R _L = 1 kΩ | C _L = 15 pF | |
| t _{PZH} | | | 9.1 | 14.1 | 1.0 | 16.0 | | | C _L = 50 pF | |
| | | 5.0 ± 0.5 | 4.7 | 7.3 | 1.0 | 8.5 | ns | | C _L = 15 pF | |
| | | | 6.2 | 9.3 | 1.0 | 10.5 | | | C _L = 50 pF | |
| t _{PLZ} | 3-STATE Output Disable Time | 3.3 ± 0.3 | 10.3 | 14.0 | 1.0 | 16.0 | ns | R _L = 1 kΩ | C _L = 50 pF | |
| t _{PHZ} | | 5.0 ± 0.5 | 6.7 | 9.2 | 1.0 | 10.5 | | | C _L = 50 pF | |
| t _{OSSLH} | Output to Output Skew | 3.3 ± 0.3 | | 1.5 | | 1.5 | ns | (Note 4) | C _L = 50 pF | |
| t _{OSSLH} | | 5.0 ± 0.5 | | 1.0 | | 1.0 | | | C _L = 50 pF | |
| C _{IN} | Input Capacitance | | 4 | 10 | | 10 | pF | V _{CC} = Open | | |
| C _{OUT} | Output Capacitance | | 6 | | | | pF | V _{CC} = 5.0V | | |
| C _{PD} | Power Dissipation Capacitance | | 19 | | | | pF | (Note 5) | | |

Note 4: Parameter guaranteed by design. $t_{OSSLH} = |t_{PLHmax} - t_{PLHmin}|$; $t_{OSSLH} = |t_{PHLmax} - t_{PHLmin}|$.

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC} (OPR.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per bit).

Physical Dimensions inches (millimeters) unless otherwise noted



**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS




- NOTES:
- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1996.
 - B. DIMENSIONS ARE IN MILLIMETERS.
 - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20**

