

March 1994 Revised November 1999

74ABT240

Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The ABT240 is an inverting octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

Features


- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

		100, 100						
Order Number	Package Number	Package Description						
74ABT240CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body						
74ABT240CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74ABT240CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide						
74ABT240CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output
	Enable Inputs
I ₀ –I ₇	Inputs
$\overline{O}_0 - \overline{O}_7$	Outputs

Truth Tables

Inp	uts	Outputs (Pins 12, 14, 16, 18)			
OE ₁	I _n				
L	L	Н			
L	Н	L			
Н	Х	Z			

Inp	uts	Outputs (Pins 3, 5, 7, 9)				
OE ₂	l _n	(Pins 3, 5, 7, 9)				
L	L	Н				
L	Н	L				
Н	Х	Z				

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

 $\begin{array}{ll} \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

Input Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

 $\begin{array}{ll} \mbox{Power-Off State} & -0.5\mbox{V to } 5.5\mbox{V} \\ \mbox{in the HIGH State} & -0.5\mbox{V to } \mbox{V}_{\mbox{CC}} \end{array}$

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{OL} \, (\text{mA})$

DC Latchup Source Current

(Across Comm Operating Range) -150 mA

Over Voltage Latchup (I/O)

Free Air Ambient Temperature $-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate (ΔV/Δt)

Data Input 50 mV/ns
Enable Input 20 mV/ns

-150 mA Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0	. 36.	3	V	1	Recognized HIGH Signal
V _{IL}	Input LOW Voltage		1.5	0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5		1	V	Min	$I_{OH} = -3 \text{ mA}$
		2.0			V	Min	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current			1	μА	Max	V _{IN} = 2.7V (Note 3)
				1	μι	Wich	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-1	μА	Max	V _{IN} = 0.5V (Note 3)
				-1	μΑ	IVIGA	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
l _{OZH}	Output Leakage Current			10	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current			-10	μΑ	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
los	Output Short-Circuit Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μΑ	Max	$\overline{OE}_n = V_{CC};$
							All Others at V _{CC} or Ground
I _{CCT}	Additional I _{CC} /Input Outputs Enabled			1.5	mA		$V_I = V_{CC} - 2.1V$
	Outputs 3-STATE			1.5	mA		Enable Input V _I = V _{CC} - 2.1V
	Outputs 3-STATE			50	μΑ	Max	Data Input V _I = V _{CC} - 2.1V
							All Others at V _{CC} or Ground
I _{CCD}	Dynamic I _{CC} No Load				mA/		Outputs Open
	(Note 3)			0.1	MHz	Max	OE _n = GND, (Note 4)
							One Bit Toggling, 50% Duty Cycle
	L	L			L		

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling, $I_{CCD} < 0.8 \ \text{mA/MHz}.$

AC Electrical Characteristics

			$T_A = +25^{\circ}C$ $V_{CC} = +5V$		1	to +125°C 5V–5.5V		C to +85°C .5V–5.5V	
Symbol	Parameter		$\textbf{C}_{\boldsymbol{L}} = \textbf{50 pF}$		C _L =	50 pF	$C_L =$	50 pF	Units
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0		4.8	0.8	5.5	1.0	4.8	ns
t _{PHL}	Data to Outputs	1.6		4.8	1.0	5.5	1.6	4.8	115
t _{PZH}	Output Enable	1.1		6.2	0.8	7.5	1.1	6.2	20
t_{PZL}	Time	1.1		6.2	8.0	7.7	1.1	6.2	ns
t _{PHZ}	Output Disable	1.8		6.4	1.0	7.5	1.8	6.4	ns
t_{PLZ}	Time	1.6		5.8	1.0	7.2	1.6	5.8	115


Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0V$
C _{OUT} (Note 5)	Output Capacitance	9.0	pF	V _{CC} = 5.0V
	easured at frequency f = 1 MHz, per MIL-STD-		2.CO	m.cn





3

and LOW Enable and Disable Times









20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com