
SCBS699D - JULY 1997 - REVISED APRIL 1999

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- **Support Mixed-Mode Signal Operation (5-V** Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation** Down to 2.7 V
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **Typical V_{OLP} (Output Ground Bounce)** < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

SN54LVTH16543 . . . WD PACKAGE SN74LVTH16543... DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVTH16543 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



SCBS699D - JULY 1997 - REVISED APRIL 1999

description (continued)

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16543 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16543 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE† (each 8-bit section)

	INPL	JTS		OUTPUT
CEAB	LEAB	OEAB	Α	В
Н	Χ	Х	Х	Z
Х	Χ	Н	X	Z
L	Н	L	X	В ₀ ‡
L	L	L	L A	194
L	L	L	20H	Hat


[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA. LEBA, and OEBA.



[‡] Output level before the indicated steady-state input conditions were established

SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D – JULY 1997 – REVISED APRIL 1999


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D - JULY 1997 - REVISED APRIL 1999

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

SCBS699D - JULY 1997 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high-impedance
or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high state, V_O (see Note 1)
Current into any output in the low state, IO: SN54LVTH16543
SN74LVTH16543 128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16543
SN74LVTH16543 64 mA
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package
Storage temperature range, T _{stg}

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		0	SN54LVTI	116543	SN74LVTI	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	2	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
IOH	High-level output current		1	-24		-32	mA
l _{OL}	Low-level output current		3	48		64	mA
Δt/Δν	Input transition rise or fall rate Output	ts enabled	70	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	·	200		200		μs/V
TA	Operating free-air temperature		- 55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D - JULY 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	SN54LVTH16543			SN74LVTH16543			UNIT	
		TEST CONDITIONS			TYP [†]	MAX	MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 2.7 \text{ V},$	$I_{\parallel} = -18 \text{ mA}$			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.	2		V _{CC} -0.	.2		
Vон		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V
۷ОН		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2	
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5	
VOL			I _{OL} = 16 mA			0.4			0.4	V
VOL		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
		VCC = 3 V	I _{OL} = 48 mA			0.55				
	_		I _{OL} = 64 mA						0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			₹±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10	
Ц			V _I = 5.5 V	20			20 1 -5		μΑ	
	A or B ports‡	ts^{\ddagger} $V_{CC} = 3.6 V$	VI = VCC	-5						
			V _I = 0							
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 \vee	-6					±100	μΑ
		V _{CC} = 3 V	V _I = 0.8 V	75			75			
I _{I(hold)}	A or B ports		V _I = 2 V	-75			-75			μΑ
		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500	
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = $\frac{V_{CC}}{OE}$ = don't care	0.5 V to 3 V,			±100*			±100	μΑ
Icc		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
		$I_{O} = 0$,	Outputs low			5			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled	0.19		0.19			0.19	
ΔICC¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, On}$ Other inputs at V_{CC} or				0.2			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
C _{io}		V _O = 3 V or 0			10			10		pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, T_A = 25°C.

[‡] Unused pins at V_{CC} or GND § This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D – JULY 1997 – REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


					SN54LVTH16543				SN74LVTH16543				
				V _{CC} =		VCC =	2.7 V	V _{CC} =		VCC =	2.7 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _W	t _W Pulse duration, LEAB or LEBA low					3.3		3.3		3.3		ns	
		A or B before LEAB↑ or LEBA↑ A or B before CEAB↑ or CEBA↑	Data high	0.5		0.5		0.5		0.5			
١.	Catum time		Data low	0.8		1.3		0.8		1.3		ns	
'su	t _{Su} Setup time		Data high	0		0		0		0		115	
			Data low	0.6		1.1		0.6		1.1			
	th Hold time	A or B after	Data high	1.5	200	0.7		1.5		0.7			
.		LEAB↑ or LEBA↑	Data low	1.2	202	1.3		1.2		1.3		no	
t _h	riola tille	A or B after	Data high	1.7	0	0.9		1.7		0.9		ns	
		CEAB↑ or CEBA↑	Data low	1.6		1.8		1.6		1.8			

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVTH16543				SN74LVTH16543					
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.1	3.4		3.9	1.2	2.3	3.2		3.7	ns
t _{PHL}	AOIB	BOIL	1.1	3.4		3.9	1.2	2.1	3.2		3.7	113
t _{PLH}	LE	A or B	1.2	4.1	4	5.1	1.3	2.5	3.9		4.9	ns
^t PHL	LE	AOIB	1.2	4.1	13)	5.1	1.3	2.3	3.9		4.9	115
^t PZH	ŌĒ	A or B	1.2	4.5	13/	5.6	1.3	2.8	4.3		5.4	ns
t _{PZL}	OE	Aerb	1.2	4.5	d	5.6	1.3	2.8	4.3		5.4	113
^t PHZ	ŌĒ	A or B	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
t _{PLZ}	OE	AOIB	1.9	4.6		4.7	2	3.3	4.4		4.5	115
^t PZH	CE	A or B	1.2	4.7		5.8	1.3	3	4.5		5.6	ns
tPZL	CE	AUID	1.2	4.7		5.8	1.3	3	4.5		5.6	115
t _{PHZ}	CE	A or B	1.9	5.1		5.6	2	3.6	4.9		5.4	ns
^t PLZ	CE	AUID	1.9	4.9		5.1	2	3.5	4.7		4.9	115

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS699D - JULY 1997 - REVISED APRIL 1999



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{\Omega} = 50 \Omega$, $t_r \leq 2.5$ ns. $t_f \leq 2.5$ ns.

LOW- AND HIGH-LEVEL ENABLING

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

24-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVTH16543DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
74LVTH16543DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DGGR	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH16543DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated