

April 1988 Revised August 1999

74F533

Octal Transparent Latch with 3-STATE Outputs

General Description

The 74F533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ($\overline{\text{OE}}$) is LOW. When $\overline{\text{OE}}$ is HIGH the bus output is in the high impedance state. The 74F533 is the same as the 74F373, except that the outputs are inverted.

Features


- Eight latches in a single package
- 3-STATE outputs for bus interfacing
- Inverted version of the 74F373

Ordering Code:


		720
Order Number	Package Number	Package Description
74F533SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F533SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F533PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 μA/-0.6 mA	
ŌE	Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
\overline{O}_0 – \overline{O}_7	Complementary 3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

Function Table

	Output		
LE	OE	D	ō
Н	L	Н	L
Н	L	L	Н
L	L	X	\overline{O}_0
Х	Н	X	Z


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Functional Description

The 74F533 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_{n} inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change the fatches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias

-55°C to +150°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

–0.5V to $V_{\mbox{\footnotesize CC}}$ Standard Output 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min)

0°C to +70°C Free Air Ambient Temperature Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions	
V _{IH}	Input HIGH Voltage	2.0		a	V	G	Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V	100	Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 10% V _{CC}	2.5					$I_{OH} = -1 \text{ mA}$	
	Voltage 10% V _{CC}	2.4		1 30	V	Min	$I_{OH} = -3 \text{ mA}$	
	5% V _{CC}	5% V _{CC} 2.7				IVIIII	$I_{OH} = -1 \text{ mA}$	
	5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage 10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA	
I _{IH}	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test			7.0	μΛ	IVIAX	V _{IN} = 7.0 V	
I _{BVIT}	Input HIGH Current			0.5	mA	Max	V _{IN} = 5.5V	
	Breakdown (I/O)			0.5	IIIA		$v_{IN} = 5.5 v$	
I _{CEX}	Output HIGH			50	μА	Max	V V	
	Leakage Current			30	μА	IVIAX	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test	4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV	
	Circuit Current			3.75		0.0	All Other Pins Grounded	
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
I _{OZH}	Output Leakage Current			50	μΑ	Max	V _{OUT} = 2.7V	
I _{OZL}	Output Leakage Current			-50	μА	Max	V _{OUT} = 0.5V	
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{ZZ}	Bus Drainage Test			500	μΑ	0.0V	V _{OUT} = 5.25V	
I _{CCZ}	Power Supply Current		41	61	mA	Max	V _O = HIGH Z	

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0$		$T_A = -55^{\circ}C$ to $+125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
			C _L = 50 pF	:					
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	4.0	6.7	9.0	4.0	12.0	4.0	10.0	
t _{PHL}	D_n to \overline{O}_n	2.5	4.4	7.0	2.5	9.0	2.5	8.0	n
t _{PLH}	Propagation Delay	5.0	7.1	11.0	5.0	14.0	5.0	13.0	
t _{PHL}	LE to \overline{O}_n	3.0	4.7	7.0	3.0	9.0	3.0	8.0	n
t _{PZH}	Output Enable Time	2.0	5.9	10.0	2.0	12.5	2.0	11.0	_
t_{PZL}		2.0	5.6	7.5	2.0	10.5	2.0	8.5	n
t _{PHZ}	Output Disable Time	1.5	3.4	6.5	1.5	8.5	1.5	7.0	n
t_{PLZ}		1.5	2.7	5.5	1.5	7.5	1.5	6.5	H

AC Operating Requirements

		TA	= +25°C	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	T _A = 0°C	to +70°C		
Symbol Parameter		$\textbf{V}_{\textbf{CC}} = +5.0\textbf{V}$		V _{CC} = +5.0V	$V_{CC} = +5.0V$ $V_{CC} = +5.0V$		Units	
		Min	Max	Min Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	2.0		2.0	2.0		ns	
t _S (L)	D _n to LE	2.0	A.	2.0	2.0		115	
t _H (H)	Hold Time, HIGH or LOW	3.0	10 1	3.0	3.0		ns	
t _H (L)	D _n to LE	3.0	32	3.0	3.0		115	
t _W (H)	LE Pulse Width, HIGH	6.0	40	6.0	6.0		ns	





Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com