SN74ALVCH32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES282 – OCTOBER 1999

- Member of the Texas Instruments Widebus+™ Family
- *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

This 32-bit noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH32245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH32245 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)							
INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
н	Х	Isolation					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus+ are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated


SN74ALVCH32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES282 - OCTOBER 1999





terminal assignments

	1	2	3	4	5	6			
Α	1B2	1B1	1DIR	1OE	1A1	1A2			
В	1B4	1B3	GND	GND	1A3	1A4			
С	1B6	1B5	VCC	VCC	1A5	1A6			
D	1B8	1B7	GND	GND	1A7	1A8			
E	2B2	2B1	GND	GND	2A1	2A2			
F	2B4	2B3	VCC	VCC	2A3	2A4			
G	2B6	2B5	GND	GND	2A5	2A6			
Н	2B8	2B7	2DIR	2OE	2A7	2A8			
J	3B2	3B1	3DIR	3OE	3A1	3A2			
к	3B4	3B3	GND	GND	3A3	3A4			
L	3B6	3B5	VCC	VCC	3A5	3A6			
м	3B8	3B7 (GND	GND	3A7	3A8			
N	4B2	4B1	GND	GND	4A1	4A2			
Р	4B4	4B3	Vcc	V _{CC}	4A3	4A4			
R	4B6	4B5	GND	GND	4A5	4A6			
Т	4B7	4B8	4DIR	4OE	4A8	4A7			


logic diagram (positive logic)








To Seven Other Channels



To Seven Other Channels



To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output-voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	40°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		7. 34	MIN	MAX	UNIT		
Vcc	Supply voltage	37	1.65	3.6	V		
VIH		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
VIL I		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V		
		V_{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	VCC	V		
Vo	Output voltage		0	VCC	V		
		V _{CC} = 1.65 V		-4			
	High-level output current	$V_{CC} = 2.3 V$		-8	mA		
ЮН	ngn-level ouput current	$V_{CC} = 2.7 V$		-12	IIIA		
		$V_{CC} = 3 V$	-24				
		V _{CC} = 1.65 V		4			
	Low-level output current	$V_{CC} = 2.3 V$		8	mA		
IOL		$V_{CC} = 2.7 V$		12			
		$V_{CC} = 3 V$		24]		
∆t/∆v	Input transition rise or fall rate			10	ns/V		
Тд	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH32245 **32-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES282 - OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2	2			
V		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V	
VOH		I _{OH} = -12 mA	2.7 V	2.2			v	
	OH = -12 mV	3 V	2.4					
		I _{OH} = -24 mA	3 V	2.2	0.2 0.2 0.2 0.45 0.7 0.4 0.55 ±5 ±5 1 1 1 10 1 40 1 4			
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA	1.65 V			0.45	V	
VOL		I _{OL} = 8 mA	2.3 V			0.7		
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
lj –		$V_I = V_{CC}$ or GND	3.6 V			±5	μA	
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25			μΑ	
		V _I = 0.7 V	2.3 V	45				
ll(hold)		V _I = 1.7 V	2.3 V	-45				
		V _I = 0.8 V	3 V	75				
		V _I = 2 V	3 V	-75				
		V _I = 0 to 3.6 V [‡]	3.6 V			±500		
IOZ§		V _O = V _{CC} or GND	3.6 V			±10	μΑ	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μΑ	
ΔICC		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs	VI = V _{CC} or GND	3.3 V		4		pF	
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. $\ensuremath{\$}$ For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAME	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	^t pd	A or B	B or A	¶	¶	1	3.7		3.6	1	3	ns
	ten	OE	A or B	¶	P	1	5.7		5.4	1	4.4	ns
	^t dis	OE	A or B	¶	¶	1	5.2		4.6	1	4.1	ns

 \P This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ} C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	FARAMETER			TYP	TYP	TYP	
	Power dissipation	Outputs enabled	C _I = 50 pF. f = 10 MHz	¶	22	29	ъĘ
Cpc	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	¶	4	5	pF

 \P This information was not available at the time of publication.



SN74ALVCH32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES282 – OCTOBER 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES282 – OCTOBER 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.





SN74ALVCH32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES282 - OCTOBER 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tp_{ZL} and tp_{ZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .
 - . IPLH and IPHL are the same as Ipd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1999, Texas Instruments Incorporated