


Ğ
ō
na
Ę
a
ns
sce
₹
er
≶
∧ith
ω
Ś
STA
μ
0
Ĕ
tput
Its

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Connection Diagram

74ABT245CMTC

74ABT245CPC



MTC20


N20A

Pin Descriptions

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Pin Names	es Description					
OE Output Enable Input (Active LOW)						
T/R	Transmit/Receive Input					
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs					
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs					



Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-off State	-0.5V to 5.5V
in the HIGH State	–0.5V to $V_{\mbox{\scriptsize CC}}$
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns

74ABT245

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

2

Note 2: Either voltage limit or current limit is sufficient to protect inputs

DC Electrical Characteristics

Symbol	Paran	neter	Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage		2.0		4	V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			-	0.8) V	-	Recognized LOW Signal
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA} (\overline{OE}, \text{T/R})$
V _{OH}	Output HIGH Voltage		2.5			V	Min	$I_{OH} = -3 \text{ mA} (A_n, B_n)$
			2.0			V	Min	$I_{OH} = -32 \text{ mA} (A_n, B_n)$
V _{OL}	Output LOW Voltage				0.55	V	Min	$I_{OL} = 64 \text{ mA} (A_n, B_n)$
I _{IH}	Input HIGH Current				1	μA	Max	$V_{IN} = 2.7V (\overline{OE}, T/\overline{R})$
					1	μΛ	IVIAA	$V_{IN} = V_{CC} (\overline{OE}, T/R)$
I _{BVI}	Input HIGH Current B	reakdown Test			7	μA	Max	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$
BVIT	Input HIGH Current B	reakdown Test (I/O)			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
IIL	Input LOW Current				-1		Maria	$V_{IN} = 0.5V (\overline{OE}, T/\overline{R})$
					-1	μA	Max	$V_{IN} = 0.0V (\overline{OE}, T/\overline{R})$
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA (OE, T/R)
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Curr	ent			10	μΑ	0-5.5V	$V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$
I _{IL} + I _{OZL}	Output Leakage Curr	ent			-10	μA	0-5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$
l _{os}	Output Short-Circuit (Current	-100		-275	mA	Max	$V_{OUT} = 0.0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakag	e Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test				100	μA	0.0	$V_{OUT} = 5.5V (A_n, B_n);$
								All Others GND
I _{ССН}	Power Supply Curren				50	μA	Max	All Outputs HIGH
ICCL	Power Supply Curren				30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Curren	t			50	μA	Max	$\overline{OE} = V_{CC}$, $T/\overline{R} = GND$ or V_{CC} ;
								All Other GND or V _{CC}
ICCT	Additional	Outputs Enabled			2.5	mA		$V_{I} = V_{CC} - 2.1V$
	I _{CC} /Input	Outputs 3-STATE			2.5	mA	Max	\overline{OE} , T/R V _I = V _{CC} - 2.1V
		Outputs 3-STATE			50	μA		Data Input $V_I = V_{CC} - 2.1V$
								All Others at V _{CC} or GND.
ССР	Dynamic I _{CC}	No Load			0.1	mA/	Max	Outputs Open
						MHz	IVIGA	$\overline{OE} = GND, T/\overline{R} = GND \text{ or } V_{CC}$
								One Bit Toggling, 50% Duty Cyc

74ABT245

DC Electrical Characteristics

(SOIC pac	(SOIC package)									
Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions			
Gymbol	i alameter	WIIII	iyp	max	Onito	•00	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 3)			
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-1.0		V	5.0	$T_A = 25^{\circ}C$ (Note 3)			
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.7	3.1		V	5.0	$T_A = 25^{\circ}C$ (Note 5)			
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.7		V	5.0	$T_A = 25^{\circ}C$ (Note 4)			
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		0.9	0.6	V	5.0	$T_A = 25^{\circ}C$ (Note 4)			

Note 3: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 4: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}). Guaranteed, but not tested.

Note 5: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and SSOP package)

Symbol	Parameter	$V_{CC} = +5V$ $V_{CC} = 4.5V - 5.5V$		V _{CC} = +5V		$T_A = -40^{\circ}C$ $V_{CC} = 4$ $C_L =$	Units		
		Min	Тур	Max	Min	Мах	Min	Max	
t _{PLH}	Propagation Delay	1.0	2.1	3.6	1.0	4.8	1.0	3.6	5
t _{PHL}	Data to Outputs	1.0	2.4	3.6	1.0	4.8	1.0	3.6	ns
t _{PZH}	Output Enable	1.5	3.2	6.0	1.0	6.7	1.5	6.0	ns
t _{PZL}	Time	1.5	3.7	6.0	2.0	7.5	1.5	6.0	115
t _{PHZ}	Output Disable	1.0	3.6	6.1	1.7	7.4	1.0	6.1	5
t _{PLZ}	Time	1.0	3.3	5.6	1.7	6.5	1.0	5.6	ns

Extended AC Electrical Characteristics

Solc paci	Parameter	vo	$-40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 6)		V _{CC} = C _L = 1 Outpu	°C to +85°C 4.5V–5.5V • 250 pF t Switching ote 7)	V _{CC} = C _L = 8 Output	0°C to +85°C 4.5V–5.5V = 250 pF ts Switching ote 8)	Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{TOGGLE}	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.5	
t _{PHL}	Data to Outputs	1.5		5.0	1.5	6.0	2.5	8.5	ns
t _{PZH}	Output Enable Time	1.5		6.5	2.5	7.5	2.5	9.5	
t _{PZL}		1.5		6.5	2.5	7.5	2.5	11.0	ns
t _{PHZ}	Output Disable Time	1.0		6.5	/N	oto 0)	(N	oto 0)	-
t _{PLZ}		1.0		5.6	(Note 9)		(Note 9)		ns

Note 6: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 7: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 8: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 9: The 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

(SOIC package	e)			
Symbol	Parameter	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 12) Max	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 13) Max	Units
t _{OSHL} (Note 10)	Pin to Pin Skew HL Transitions	1.3	2.3	ns
t _{OSLH} (Note 10)	Pin to Pin Skew LH Transitions	1.0	1.8	ns
t _{PS} (Note 14)	Duty Cycle LH–HL Skew	2.0	3.5	ns
t _{OST} (Note 10)	Pin to Pin Skew LH/HL Transitions	2.0	3.5	ns
t _{PV} (Note 11)	Device to Device Skew LH/HL Transitions	2.0	3.5	ns

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 11: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 13: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 14: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Capacitance


Symbol	Parameter	Тур	Units	Conditions $T_A = 25^{\circ}C$
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0V (\overline{OE}, T/\overline{R})$
C _{I/O} (Note 15)	I/O Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$


Note 15: $C_{I/O}$ is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

74ABT245











74ABT245





11