54AC16374, 74AC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPU TS

SCAS123B - MARCH 1990 - REVISED APRIL 1996

 Members of the Texas Instruments Widebus™ Family 3-State True Outputs 	54AC16374 WD PACKAGE 74AC16374 DL PACKAGE (TOP VIEW)
•	
Full Parallel Access for Loading	10E 🛛 1 🎽 48 🛛 1CLK
 Flow-Through Architecture Optimizes PCB Layout 	1Q1 [] 2 47 [] 1D1 1Q2 [] 3 46 [] 1D2
• Distributed V _{CC} and GND Pin Configuration	
Minimizes High-Speed Switching Noise	1Q3] 5 44] 1D3
● EPIC [™] (Enhanced-Performance Implanted	1Q4 🛛 6 43 🛛 1D4
CMOS) 1-µm Process	V _{CC}] 7 42] V _{CC}
• 500-mA Typical Latch-Up Immunity at	1Q5 🛛 8 41 🗋 1D5
125°C	1Q6 9 40 1D6
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 	1Q7 [11 38 [1D7
25-mil Center-to-Center Pin Spacings and	1Q8 12 37 1D8
380-mil Fine-Pitch Ceramic Flat (WD)	2Q1 13 36 2D1
Packages Using 25-mil Center-to-Center	2Q2 4 14 35 2D2
Pin Spacings	GND 15 34 GND 2Q3 16 33 2D3 2Q4 17 32 2D4 V _{CC} 18 31 V _{CC} 2Q5 19 30 2D5 2Q6 20 29 2D6 CND 21 28 CND
	2Q3 16 33 2D3
description	2Q4 17 32 2D4
The 'AC16374 are 16-bit edge-triggered D-type	2Q5 19 30 2D5
flip-flops with 3-state outputs designed	2Q6 20 29 2D6
specifically for arriving highly capacitive of	
relatively low-impedance loads. They are	2Q7 22 27 2D7
particularly suitable for implementing buffer	2 <u>Q8</u> 23 26 2D8
registers, I/O ports, bidirectional bus drivers, and working registers.	20E 24 25 2CLK

The 'AC16374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16374 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16374 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16374 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters




Copyright © 1996, Texas Instruments Incorporated

54AC16374, 74AC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCAS123B – MARCH 1990 – REVISED APRIL 1996

	FUNCTION TABLE									
	INPUTS	OUTPUT								
OE	CLK	D	Q							
L	\uparrow	Н	Н							
L	\uparrow	L	L							
L	Х	Х	Q ₀							
L	\downarrow	Х	Q ₀ Q ₀							
н	Х	Х	Z							

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS123B - MARCH 1990 - REVISED APRIL 1996



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air)(see Note 2): DL package	e 1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



54AC16374, 74AC16374 **16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCAS123B – MARCH 1990 – REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	AC1637	4	74	AC1637	4	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		$V_{CC} = 3 V$			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		Į.	1.35			1.35	V
		V _{CC} = 5.5 V		E.	1.65			1.65	
VI	Input voltage		0	2	VCC	0		VCC	V
VO	Output voltage		0	<u>í</u>	VCC	0		VCC	V
		$V_{CC} = 3 V$	2	3	-4			-4	
ЮН	High-level output current	$V_{CC} = 4.5 V$	R		-24			-24	mA
		V _{CC} = 5.5 V			24			-24	
		$V_{CC} = 3 V$			12			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24			24	mA
		V _{CC} = 5.5 V	3.	14	24			24	l
$\Delta t / \Delta v$	Input transition rise or fall rate		0	-	10	0		10	ns/V
Тд	Operating free-air temperature		-55	-	125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т	₄ = 25°C	;	54AC1	16374	74AC1	6374	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
		4.5 V	3.94			3.8		3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1	4	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	,C,	0.44		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36	0	0.44		0.44	
	10L - 24 IIIA	5.5 V			0.36	a de	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
Icc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		11						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS123B – MARCH 1990 – REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	54AC1	6374	74AC1	6374	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	60	0	60	0	60	MHz
tw	Pulse duration	CLK high or low	8.3		8.3	N.M	8.3		ns
t _{su}	Setup time, data before CLK^\uparrow		7.5		7.5	112	7.5		ns
t _h	Hold time, data after CLK^\uparrow		0		0		0		ns

timing requirements over recommended operating free-air temperature range V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	54AC1	6374	74AC1	6374	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	100	0	100	0	100	MHz
tw	Pulse duration	CLK high or low	5		5	12/2	5		ns
t _{su}	Setup time, data before $CLK{\uparrow}$		5		5	, N	5		ns
t _h	Hold time, data after $CLK\uparrow$		0	AL	0		0		ns
			- S						

switching characteristics over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	PARAMETER FROM TO		T	T _A = 25°C		54AC1	6374	74AC1	6374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			60			60	1	60		MHz
^t PLH	CLK	Q	4.9	12.2	15	4.9	17	4.9	17	ns
^t PHL	CLK		4.8	11.9	14.3	4.8	15.7	4.8	15.7	115
^t PZH	OE	Q	4.3	11.9	14.7	4.3	16.8	4.3	16.8	ns
^t PZL	UE	Q	5.3	15.5	18.7	5.3	21.2	5.3	21.2	115
^t PHZ		Q	4	7.3	9	04	9.8	4	9.8	ns
^t PLZ	ŌĒ	ý	3.8	7.1	8.8	2 3.8	9.4	3.8	9.4	115

switching characteristics over recommended operating free-air temperature range V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Τ ₄	∖ = 25°C		54AC1	6374	74AC1	6374	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			100			100	1	100		MHz
^t PLH	CLK	Q	3.8	7.6	9.5	3.8	10.8	3.8	10.8	200
^t PHL	OLK	ý	3.8	7.6	9.5	3.8	10.6	3.8	10.6	ns
^t PZH		Q	3.2	7.2	9	3.2	10.2	3.2	10.2	
^t PZL	ŌĒ	Q	3.8	8.7	10.7	3.8	12.1	3.8	12.1	ns
^t PHZ		Q	3.7	6	7.5	3.7	8.2	3.7	8.2	ns
^t PLZ	ŌĒ	ý	3.5	5.8	7.3	2 3.5	7.9	3.5	7.9	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER				TEST CONDITIONS			
	Bower dissinction conscitance per flip flep	Outputs enabled	$C_{1} = 50 \text{ pc}$	f = 1 MHz	49	рF	
Cpd	Power dissipation capacitance per flip-flop	Outputs disabled	CL = 50 pF,		32	р⊢	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS123B – MARCH 1990 – REVISED APRIL 1996



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



24-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74AC16374DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16374DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16374DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AC16374DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Products

Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless