

May 2000 Revised May 2000

74LVTH16500

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs (Preliminary)

General Description

The LVTH16500 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock ($\overline{\text{CLKAB}}$ and $\overline{\text{CLKBA}}$) inputs.

The LVTH16500 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs

The transceiver is designed for low voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16500 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features


- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16500
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number		Package Description
74LVTH16500MEA	MS56A	56-Lead	Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVTH16500MTD	MTD56	56-Lead	Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code

Connection Diagram



Pin Descriptions

Pin Names	Description
A ₁ -A ₁₈	Data Register A Inputs/3-STATE Outputs
B ₁ -B ₁₈	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEAB, OEBA	Output Enable Inputs

Function Table (Note 1)

	Inp	outs		Output		
OEAB	LEAB	CLKAB	Α	В		
L	Х	Х	Х	Z		
Н	Н	Χ	L	L		
Н	Н	Χ	Н	Н		
Н	L	\downarrow	L	L		
Н	L	•	Н	Н		
Н	L,	H	X	B ₀ (Note 2)		
Н	4.	L	Χ	B ₀ (Note 3)		

- H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level
- Z = High Impedance

↓ = HIGH-to-LOW Clock Transition

Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, and $\overline{\text{CLKBA}}$.

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions vere established, provided that CLKAB was LOW before LEAB went LOW.


Functional Description

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Outputenable OEAB is active-HIGH. When OEAB is HIGH, the

outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

 $\underline{\text{Data}}$ flow for B-to-A is similar to that of A-to-B but uses $\overline{\text{OEBA}},$ LEBA, and $\overline{\text{CLKBA}}.$ The output enables are com-Plane output enables are complementary (OEAB is active-HIGH and $\overline{\text{OEBA}}$ is active-LOW).

Logic Diagram



Absolu	te Maximum Ratings(Note 4)		
Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
V _I	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 5)	V
IK	DC Input Diode Current	-50	V _I < GND	mA
ОК	DC Output Diode Current	-50	V _O < GND	mA
0	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
СС	DC Supply Current per Supply Pin	±64		mA
GND	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage		2.7	3.6	V
VI	Input Voltage	- 4	0	5.5	V
I _{OH}	HIGH-Level Output Current	2 78.		-32	mA
I _{OL}	LOW-Level Output Current	40 /		64	mA
T _A	Free-Air Operating Temperature	132	-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$	~0	0	10	ns/V

Note 4: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 5: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Parameter		V _{CC}	T _A = -40°	C to +85°C	Units	Conditions	
Зупівої	Faranielei	rarameter		Min	Max	Ullits	Conditions	
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA	
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or	
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$	
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \mu\text{A}$	
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$	
		3.0	2.0		V	I _{OH} = -32 mA		
V _{OL}	Output LOW Voltage		2.7		0.2	V	$I_{OL} = 100 \mu A$	
			2.7		0.5	V	I _{OL} = 24 mA	
			3.0		0.4	V	I _{OL} = 16 mA	
			3.0		0.5	V	I _{OL} = 32 mA	
			3.0		0.55	V	I _{OL} = 64 mA	
I _{I(HOLD)}	OLD) Bushold Input Minimum Drive		3.0	75		μΑ	V _I = 0.8V	
				-75		μΑ	V _I = 2.0V	
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 6)	
				-500		μΑ	(Note 7)	
II	Input Current		3.6		10	μA	V _I = 5.5V	
		Control Pins	3.6		±1.6.	μΑ	V _I = 0V or V _{CC}	
		Data Pins	3.6	.//	-5	μΑ	$V_I = 0V$	
				20 2	1	μΑ	$V_I = V_{CC}$	
I _{OFF}	Power Off Leakage Current		0	13.7	±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$	
I _{PU/PD}	Power Up/Down 3-STATE		0-1.5V	40	±100	μА	$V_0 = 0.5V \text{ to } 3.0V$	
	Output Current		0-1.50		100	μΛ	$V_I = GND \text{ or } V_{CC}$	
I _{OZL}	3-STATE Output Leakage Cu	rrent	3.6		-5	μΑ	$V_0 = 0.0V$	
I _{OZH}	3-STATE Output Leakage Cu	rrent	3.6		5	μΑ	$V_0 = 3.6V$	
I _{OZH} +	3-STATE Output Leakage Cu	rrent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$	
I _{CCH}	Power Supply Current		3.6		0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current		3.6		5	mA	Outputs LOW	
I _{CCZ}	Power Supply Current		3.6		0.19	mA	Outputs Disabled	
I _{CCZ} +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,	
							Outputs Disabled	
ΔI_{CC}	Increase in Power Supply Cu	rrent	3.6		0.2	mA	One Input at V _{CC} – 0.6V	
	(Note 8)						Other Inputs at V _{CC} or GND	

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	v _{cc}	T _A = 25°C			Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Offics	$\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $[\]textbf{Note 8:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.}$

AC Electrical Characteristics

		$T_A = -40^{\circ}C$						
Symbol	Parar	Parameter			V _{CC} =	Units		
f _{MAX}			150		150		MHz	
t _{PLH}	Propagation Delay	1.3	3.7	1.3	4.0	ns		
t _{PHL}	Data to Outputs		1.3	3.7	1.3	4.0	ns	
t _{PLH}	Propagation Delay		1.5	5.1	1.5	5.7		
t _{PHL}	LEBA or LEAB to B or A		1.5	5.1	1.5	5.7	ns	
t _{PLH}	Propagation Delay	1.3	5.0	1.3	5.9	ns		
t _{PHL}	CLKBA or CLKAB to B or A	1.3	5.0	1.3	5.9	115		
t _{PZH}	Output Enable Time	1.3	4.8	1.3	5.5	ns		
t_{PZL}		1.3	4.8	1.3	5.5	115		
t _{PHZ}	Output Disable Time			5.8	1.7	6.3	ns	
t_{PLZ}			1.7	5.8	1.7	6.3	115	
t _{SU}	Setup Time	A before CLKAB	2.9		2.9			
		B before CLKBA	2.9		2.9			
		A or B before LE, CLK HIGH	1.4	JE.	0.5		ns	
		A or B before LE, CLK LOW	2.9	4.0	2.3			
t _H	Hold Time	A or B after CLK	0.4	4.	0.4		ns	
		A or B after LE	1.6	-0.3	1.6		115	
t _W	Pulse Duration	LE HIGH	3.3	115	3.3		ns	
		CLK HIGH or LOW	3.3	-	3.3		115	
t _{OSLH}	Output to Output Skew (Note 11)			1.0		1.0	ns	
toshl				1.0		1.0	115	

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH).

Capacitance (Note 12)


Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

5


Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Preliminary





Preliminary



Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com