FAIRCHILD

74ACQ573 • 74ACTQ573 Quiet Series[™] Octal Latch with 3-STATE Outputs

General Description

Features

- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Outputs source/sink 24 mA

Ordering Code:

FAIRCH		January 1990 Revised October 2000	74ACQ573
	73 • 74AC eries™ Oct	TQ573 al Latch with 3-STATE Outputs	٠
ered common La Output Enable (tionally identical tr outputs on opposi utilizes Fairchild's quiet output switt performance. FAC control and under	73 is a high-speed ttch Enable (LE) ar DE) inputs. The ACC o the ACQ/ACTQ37 its sides of the packa Quiet Series™ tecf ching and improved CT Quiet Series™ fe arshoot corrector in perior performance.	 Action of the second second	74ACTQ573 Quiet Series™ Octal
Order Number	Package Number	Package Description	=
74ACQ573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide	Latch
74ACQ573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	ŝ
74ACQ573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	ş
74ACQ573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	with
74ACTQ573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide	
74ACTQ573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	3-STATE
74ACTQ573QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide	J.
74ACTQ573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	2
74ACTQ573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	П
Device also available in Logic Sym		by appending suffix letter "X" to the ordering code. Connection Diagram	Outputs

Connection Diagram Logic Symbols IEEE/IEC lcc EN1 Do 00 ŌĒ D, EN2 D₂ D3 00 D_{C} 1D D, D1 01 D, D₂ 02 De D7 D٦ 07 D⊿ 04 Dr 05 **Pin Descriptions** 06 De 07 D Pin Names Description $D_0 - D_7$ Data Inputs D₃ D₄ D₅ D₆ D LE Latch Enable Input OE 3-STATE Output Enable Input 0 0 3-STATE Latch Outputs O₀-O₇ Т FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation

© 2000 Fairchild Semiconductor Corporation DS010633

Functional Description

The ACQ/ACTQ573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW the latches store the information that was present on the D-type inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable(\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.


Truth Table

	Inputs					
OE	LE	D	O _n			
L	Н	Н	Н			
L	н	L	L			
L	L	х	O ₀			
н	х	х	Z			

H = HIGH Voltage L = LOW Voltage

Z = High Impedance

X = Immaterial O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable



Absolute Maximum Ratings(Note 1)							
Supply Voltage (V _{CC})	-0.5V to +7.0V						
DC Input Diode Current (IIK)							
$V_{I} = -0.5V$	–20 mA						
$V_I = V_{CC} + 0.5V$	+20 mA						
DC Input Voltage (VI)	–0.5V to V_{CC} + 0.5V						
DC Output Diode Current (I _{OK})							
$V_{O} = -0.5V$	–20 mA						
$V_O = V_{CC} + 0.5V$	+20 mA						
DC Output Voltage (V _O)	–0.5V to $V_{CC}^{} + 0.5V$						
DC Output Source							
or Sink Current (I _O)	±50 mA						
DC V _{CC} or Ground Current							
per Output Pin (I _{CC} or I _{GND})	±50 mA						
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$						
DC Latchup Source							
or Sink Current	±300 mA						
Junction Temperature (T _J)							
PDIP	140°C						

Recommended Operating Conditions

Supply Voltage (V _{CC})	
ACQ	2.0V to 6.0V
ACTQ	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACQ Devices	
$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$	
V _{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACTQ Devices	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value to the device may occur. The databook specificati out exception, to ensure that the system design supply, temperature, and output/input loading van recommend operation of FACT™ circuits outside d	ons should be met, with- is reliable over its power ables. Fairchild does not

DC Electrical Characteristics for ACQ

Symbol	Parameter	Vcc		+ 2 5°C	T _A = -40°C to +85°C	Units	Conditions
•		(V)	Тур	Gu	aranteed Limits		
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{ОН}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I _{OLD}	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V_{Max}$
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85 V_{Min}$
I _{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
I _{OZ}	Maximum 3-STATE						V_{I} (OE) = V_{IL} , V_{IH}
	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, GND$
							$V_0 = V_{CC}$, GND
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figures 1, 2
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	(Note 5)(Note 6)

32

74ACQ573 • 74ACTQ573

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	v _{cc}	$T_{A} = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
0,		(V)) Typ G		aranteed Limits	••	•••••••	
V _{OLV}	Quiet Output	5.0	-0.6 -1.2			V	Figures 1, 2	
	Minimum Dynamic V _{OL}	5.0				v	(Note 5)(Note 6)	
/ _{IHD}	Minimum HIGH Level	5.0	3.1	3.5		V	(Noto E)(Noto 7)	
	Dynamic Input Voltage	5.0	3.1	3.0	3.0		(Note 5)(Note 7)	
/ _{ILD}	Maximum LOW Level	5.0	10	4.5		V	(Neta E)(Neta Z)	
	Dynamic Input Voltage	5.0	1.9	1.5		V	(Note 5)(Note 7)	

-

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Note 5: Plastic DIP package.

Note 6: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

DC Electrical Characteristics for ACTQ

Cumhal	Baramatar	Vcc	T _A =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gua	ranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	v	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	V	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	100120 mA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 8)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	100T – 30 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 8)
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	V _I = V _{CC} , GND
	Leakage Current	0.0		±0.1	1.0	μΛ	v] = vCC, GND
I _{OZ}	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	0.0		±0.25	12.0	μΛ	$V_O = V_{CC}$, GND
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 9)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC} \text{ or } GND$
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figures 1, 2
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 10)(Note 11)
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		V	Figures 1, 2
	Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		v	(Note 10)(Note 11)
V _{IHD}	Minimum HIGH Level	5.0	1.9	2.2		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.5	2.2		v	
V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 10)(Note 12)
	Dynamic Input Voltage	5.0	1.2	0.0		v	(14010 10)(14010 12)

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: Plastic DIP package.

Note 11: Max number of outputs defined as (n). Data Inputs are driven 0V to 3V. One output @ GND.

Note 12: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f=1 MHz.

AC Electrical Characteristics for ACQ

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	(V) $C_L = 50 pF$			C _L =	50 pF	Units
		(Note 13)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	3.3	2.5	8.5	10.5	2.5	11.0	ns
t _{PLH}	D _n to O _n	5.0	1.5	5.5	7.0	1.5	7.5	115
t _{PLH}	Propagation Delay	3.3	2.5	8.5	12.0	2.5	12.5	20
t _{PHL}	LE to O _n	5.0	2.0	6.0	8.0	2.0	8.5	ns
t _{PZL}	Output Enable Time	3.3	2.5	8.5	13.0	2.5	13.5	ns
t _{PZH}		5.0	1.5	6.0	8.5	1.5	9.0	115
t _{PHZ}	Output Disable Time	3.3	1.0	9.0	14.5	1.0	15.0	20
t _{PLZ}		5.0	1.0	6.0	9.5	1.0	10.0	ns
t _{OSHL}	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5	00
t _{OSLH}	D _n to O _n	5.0		0.5	1.0		1.0	ns

Note 13: Voltage Range 5.0 is $5.0V \pm 0.5V$ Voltage Range 3.3 is 3.3V \pm 0.3V

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements for ACQ

AC Ope	erating Requirements fo	r ACQ		2. 4	a The	
Symbol	Parameter	V _{CC} (V)	20.	50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
ts	Setup Time, HIGH or LOW	(Note 15) 3.3	Тур 0	Gu 3.0	aranteed Minimum 3.0	
-	D _n to LE	5.0	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	ns
	D _n to LE	5.0	0	1.5	1.5	115
t _W	LE Pulse Width, HIGH	3.3	2.0	4.0	4.0	ns
		5.0	2.0	4.0	4.0	115

 Note 15:
 Voltage Range 5.0 is 5.0V ± 0.5V

 Voltage Range 3.3 is 3.3V ± 0.3V

AC Electrical Characteristics for ACTQ

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			T _A = -40° C _L =	Units	
		(Note 16)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	5.0	2.0	6.5	7.5	2.0	8.0	ns
t _{PLH}	D _n to O _n	5.0	2.0	0.5	1.5	2.0	0.0	113
t _{PLH}	Propagation Delay	5.0	2.5	7.0	8.5	2.5	9.0	ns
t _{PHL}	LE to O _n	5.0	2.5	7.0	0.0	2.5	9.0	115
t _{PZL} , t _{PZH}	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
t _{OSHL}	Output to Output Skew (Note 17)	5.0		0.5	1.0		1.0	ns
t _{OSLH}	D _n to O _n	5.0		0.5	1.0		1.0	115

Note 16: Voltage Range 5.0 is $5.0V \pm 0.5V$

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements for ACTQ

Symbol	Parameter	V _{CC} (V)	T _A = + C _L = \$		T _A = -40°C to +85°C C _L = 50 pF	Units
		(Note 18)	Тур	Guar	anteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to LE	5.0	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	0	1.5	1.5	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	4.0	4.0	ns

Note 18: Voltage Range 5.0 is $5.0V \pm 0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	42.0	pF	$V_{CC} = 5.0V$



FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 19: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note 20: Input pulses have the following characteristics: $f = 1 \text{ MHz}, t_r = 3 \text{ ns}, t_f = 3 \text{ ns}, \text{ skew} < 150 \text{ ps}.$

FIGURE 1. Quiet Output Noise Voltage Waveforms

 $V_{OLP}\!/\!V_{OLV}$ and $V_{OHP}\!/\!V_{OHV}\!$:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

 V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IL} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

