

Ordering Code:

Order Number	Package Number	Package Description
74ALVC16601GX (Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
	ailable in Tape and Reel	only.
Note 3: Devices also ava	ailable in Tape and Reel. S	Specify by appending the suffix letter "X" to the ordering code.
2001 Epirobild Son	niconductor Corpora	tion DS500682 www.fairchildsemi.com

Connection	Diagram	S
Pin A	ssignment fo	or TSSOP
OEAB — LEAB — A1 —	1 2 3	56 - CLKENAE 55 - CLKAB 54 - B ₁
GND — A ₂ — A ₃ —	4 5 6	$53 - GND$ $52 - B_2$ $51 - B_3$
V _{CC} — A ₄ — A ₅ —	7 8 9	$50 - V_{CC}$ $49 - B_4$ $48 - B_5$ $47 - B_5$
A ₆ — GND — A ₇ — A ₈ —	10 11 12 13	$\begin{array}{c} 47 \\ 46 \\ - GND \\ 45 \\ - B_7 \\ 44 \\ - B_8 \end{array}$
A ₉ — A ₁₀ — A ₁₁ —	14 15 16	$\begin{array}{c} 43 & - B_{9} \\ 42 & - B_{10} \\ 41 & - B_{11} \end{array}$
A ₁₂	17 18 19 20	40 $-B_{12}$ 39 $-GND$ 38 $-B_{13}$ 37 $-B_{14}$
A ₁₄ — A ₁₅ — V _{CC} — A ₁₆ —	21 22 23	$\begin{array}{c} 37 & -214 \\ 36 & -8_{15} \\ 35 & -V_{CC} \\ 34 & -8_{16} \end{array}$
A ₁₇	24 25 26	33 - B ₁₇ 32 - GND 31 - B ₁₈
OEBA —	27 28	29 CLKENBA
Pin	Assignment fo	or FBGA 5 6
EDCBA		
н Е	0000	
	(Top Thru Vie	ew)

Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	A ₂	A ₁	OEAB	CLKENAB	B ₁	B ₂
В	A ₄	A ₃	LEAB	CLKAB	B ₃	B ₄
С	A ₆	A ₅	V _{CC}	V _{CC}	В ₅	B ₆
D	A ₈	A ₇	GND	GND	B ₇	B ₈
E	A ₁₀	A ₉	GND	GND	B ₉	B ₁₀
F	A ₁₂	A ₁₁	GND	GND	B ₁₁	B ₁₂
G	A ₁₄	A ₁₃	V _{CC}	V _{CC}	B ₁₃	B ₁₄
Н	A ₁₆	A ₁₅	OEBA	CLKBA	B ₁₅	B ₁₆
J	A ₁₇	A ₁₈	LEBA	CLKENBA	B ₁₈	B ₁₇

Truth Table

(Note 4)


	Inp	uts			Outputs
CLKENAB	OEAB	LEAB	CLKAB	An	B _n
Х	Н	Х	х	Х	Z
Х	L	н	х	L	L
Х	L	н	х	н	н
н	L	L	х	Х	B ₀ (Note 5)
н	L	L	х	Х	B ₀ (Note 5)
L	L	L	\uparrow	L	L
L	L	L	\uparrow	н	н
L	L	L	L	Х	B ₀ (Note 5)
L	L	L	Н	Х	B ₀ (Note 6)

L = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



Absolute Maximum Ratings(Note 7)

Supply Voltage (V_{CC}) DC Input Voltage (V_I)

 $V_{I} < 0V$

 $V_{O} < 0V$

 (I_{OH}/I_{OL})

Output Voltage (V_O) (Note 8)

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

DC Output Source/Sink Current

DC $\rm V_{\rm CC}$ or GND Current per

Supply Pin (I_{CC} or GND)

Storage Temperature Range (T_{STG})

-0.5V to +4.6V

-0.5V to 4.6V

–50 mA

–50 mA

±50 mA

±100 mA

-65°C to +150°C

-0.5V to V_{CC} +0.5V

Recommended Operating Conditions (Note 9)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (VI)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Free Air Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate (Δt/ΔV)	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V
Note 7: The Absolute Maximum Ratings are those	

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rat-ings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 8: I_O Absolute Maximum Rating must be observed.


Note 9: Floating or unused inputs must be held HIGH or LOW.


DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage	3 B B P	1.65 -1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V _{CC} 1.7 2.0		V
/ _{IL}	LOW Level Input Voltage		1.65 -1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V _{CC} 0.7 0.8	V
Ион	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$ $I_{OH} = -4 \ mA$	1.65 - 3.6 1.65	V _{CC} - 0.2 1.2		
	3-	$I_{OH} = -6 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	2.3 2.3 2.7 3.0	2 1.7 2.2 2.4		V
		I _{OH} = -24 mA	3.0	2.4		
/ _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 4 mA	1.65		0.45	
		I _{OL} = 6 mA	2.3		0.4	v
		I _{OL} = 12mA	2.3 2.7		0.7 0.4	v
		$I_{OL} = 24 \text{ mA}$	3		0.55	
	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μA
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
CC	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
VI _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μA

				Τ _Α =	= −40°C to -	+85°C, R _L =	500 Ω			
ymbol	Parameter		C _L =	50 pF			C _L = 3			Units
ymbol	Farameter	V _{CC} = 3.	$3V \pm 0.3V$	V cc	= 2.7V	V _{CC} = 2.	$5V \pm 0.2V$	V _{CC} =	$\textbf{1.8V} \pm \textbf{0.15V}$	Units
		Min	Max	Min	Max	Min	Max	Min	Max	
х	Maximum Clock Frequency	250		200		200		100		ns
L, t _{PLH}	Propagation Delay	1.3	3.4	1.5	4.0	1.0	3.5	1.5	7.0	ns
	Bus to Bus	-	-	-					-	
L, t _{PLH}	Propagation Delay CLK to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
_, t _{PLH}	Propagation Delay LE to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
_, t _{PZH}	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
z, t _{PHZ}	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
	Pulse Width	1.5		1.5		1.5		4.0		ns
	Setup Time	1.5		1.5		1.5		2.5		ns
	Hold Time	1.0		1.0		1.0		1.0		ns
apa	citance		I		1		j. jā	-	I	
								T _A = -	+25°C	
Symbol	Parame	ter			Condit	ions		Vcc	Typical	Units
1	Input Capacitance			V _I = 0V or V	Vcc	1 A		3.3	6	pF
UT	Output Capacitance			V _I = 0V or V	Vcc			3.3	7	pF
D	Power Dissipation Capacitar	nce Output	ts Enabled	f = 10 MHz	$C_{L} = 50 \text{ pf}$			3.3	20	
0								2.5	20	pF
	1									
	7	-								
	7									
	1	-								
	1									
	1									
	1									

74ALVC16601





74ALVC16601

74ALVC16601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

