
### SN74LVC126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

## D, DB, DGV, OR PW PACKAGE (TOP VIEW)



#### description

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC126A is characterized for operation from -40°C to 85°C.

## FUNCTION TABLE (each buffer)

INPUTS		OUTPUT
OE	Α	Y
Н	Н	Н
Н	L	L
L	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




### SN74LVC126A **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

#### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3):	: D package 127°C/W
	DB package 158°C/W
	DGV package 182°C/W
	PW package 170°C/W
Storage temperature range, T <sub>stg</sub>	—65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
     The package thermal impedance is calculated in accordance with JESD 51.



## SN74LVC126A **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

#### recommended operating conditions (see Note 4)

				MIN	MAX	UNIT	
V/00	Supply voltage		Operating	1.65	3.6	V	
VCC			Data retention only	1.5		V	
V <sub>IH</sub>		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V		
	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7				
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
VIL		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>			
	Low-level input voltage		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8			
٧ <sub>I</sub>	Input voltage	0	5.5	V			
٧o	Output voltage				Vcc	V	
		V <sub>CC</sub> = 1.65 V		-4	A		
1	High-level output current		V <sub>CC</sub> = 2.3 V				-8
ЮН			V <sub>CC</sub> = 2.7 V		-12	mA	
		VCC = 3 V		-24			
			V <sub>CC</sub> = 1.65 V		4		
la.	Loughaval autout aussant		V <sub>CC</sub> = 2.3 V		8	mA	
lOL	Low-level output current		V <sub>CC</sub> = 2.7 V		12		
			V <sub>CC</sub> = 3 V		24	<u> </u>	
Δt/Δν	Input transition rise or fall rate		~0"	0	10	ns/V	
TA	Operating free-air temperature			-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP†	MAX	UNIT
	$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
	I <sub>OH</sub> = -4 mA	1.65 V	1.2			
Vari	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V
VOH	Jan. 42 mA	2.7 V	2.2			v
	I <sub>OH</sub> = -12 mA	3 V	2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	2.3 V			0.7	
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55	
lį	V <sub>I</sub> = 5.5 V or GND	3.6 V			±5	μΑ
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10	μΑ
ΔlCC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4.5		pF
Co	$V_O = V_{CC}$ or GND	3.3 V		7		pF

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



## SN74LVC126A **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS SCAS339H – MARCH 1994 – REVISED OCTOBER 1998

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Υ	13.2	1	7.2		5.2	1	4.7	ns
t <sub>en</sub>	OE	Υ	14.3	1	8.3		6.3	1	5.7	ns
<sup>t</sup> dis	OE	Y	14.7	1	8.7		6.7	1.3	6	ns
t <sub>sk(o)</sub> †							·		1	ns

<sup>†</sup> Skew between any two outputs of the same package switching in the same direction


#### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST	V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V		V <sub>CC</sub> = 3.3 V	UNIT	
		CONDITIONS	TYP	TYP	TYP	ONIT	
Const	Power dissipation capacitance	Outputs enabled	f = 10 MHz	20	21	22	pF
Cpd pe	per gate	Outputs disabled	T = TO WITH	2	3	4	þг



SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 1.8 V $\pm$ 0.15 V



NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCAS339H - MARCH 1994 - REVISED OCTOBER 1998

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_\Gamma \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

