#### 74AC540 **Octal Buffer/Line Driver with 3-STATE Outputs**


#### **General Description**

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- 3-STATE inverting outputs
- Inputs and outputs opposite side of package, allowing easier interface to microprocessors

Ordering Code:	
----------------	--

FAIRCI SEMICOND			November 1988 Revised November 1999
74AC54	0		
Octal Bu	uffer/Line	Driver with	3-STATE Outputs
General D	escription		Features
employed as me and bus oriented These devices a providing flow-thr from outputs). devices especial	mory and address of transmitter/receivers re similar in function ough architecture (in This pinout arrange y useful as output p se of layout and grea	ivers designed to be drivers, clock drivers to the AC240 while puts on opposite side ement makes these orts for microproces- ter PC board density.	<ul> <li>I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%</li> <li>3-STATE inverting outputs</li> <li>Inputs and outputs opposite side of package, allowing easier interface to microprocessors</li> <li>Output source/sink 24 mA</li> </ul>
Order Number	Package Number	1	Package Description
	M20B	20-Lead Small Outline	Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74AC540SC			
74AC540SC 74AC540SJ	M20D	20-Lead Small Outline	Package (SOP), EIAJ TYPE II, 5.3mm Wide
	M20D MTC20		Package (SOP), EIAJ TYPE II, 5.3mm Wide mall Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide



FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation Ds009966

## 74AC540

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC $V_{CC}$ or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

### Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
$\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$	
V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>cc</sub>	<b>T</b> <sub>A</sub> = -	Units	Conditions		
Symbol	Falameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
VIL	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>он</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC}$ , GND
(Note 4)	Leakage Current	5.5		±0.1	1.0	μΛ	$v_{\rm I} = v_{\rm CC}$ , GND
I <sub>OZ</sub>	Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
	Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, GND$
							$V_{O} = V_{CC}, GND$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$
(Note 4)	Supply Current	5.5		4.0	40.0	μΛ	or GND


**Note 3:** Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$		
Symbol	Parameter	(V)	C <sub>L</sub> = 50 pF		<b>C</b> <sub>L</sub> = 5	50 pF	Units	
		(Note 5)	Min	Тур	Max	Min	Max	
чLH	Propagation Delay	3.3	1.5	5.5	7.5	1.0	8.0	ns
	Data to Output	5.0	1.5	4.0	6.0	1.0	6.5	110
PHL	Propagation Delay	3.3	1.5	5.0	7.0	1.0	7.5	ns
	Data to Output	5.0	1.5	4.0	5.5	1.0	6.0	-
PZH	Output Enable Time	3.3	3.0	8.5	11.0	2.5	12.0	ns
		5.0	2.0	6.5	8.5	2.0	9.5	
PZL	Output Enable Time	3.3	2.5	7.5	10.0	2.0	11.0	ns
		5.0	2.0	6.0	7.5	1.5	8.5	
PHZ	Output Disable Time	3.3	2.5	8.5	13.0	1.5	14.0	ns
	Output Disphile Time	5.0	1.5	7.5	10.5	1.0	11.0	
PLZ	Output Disable Time	3.3	2.5	7.0	10.0	2.0	11.0	ns
	age Range 3.3 is 3.3V ± 0.3V	5.0	1.5	6.0	8.0	1.5	9.0	
Symbol	Parameter Input Capacitance		<b>Typ</b>	Uni		c = OPEN	Conditions	
							Conditions	
N			-	222				
PD	Power Dissipation Capacitance		30.0	pF	Vc	<sub>C</sub> = 5.0V		
	3-							
	3-							

# 74AC540





74AC540

